summaryrefslogtreecommitdiff
path: root/cpu/blackfin
Commit message (Expand)AuthorAgeLines
* Blackfin: recurse with early serial initcodeMike Frysinger2009-05-06-1/+1
* Blackfin: audit UART for all known anomaliesMike Frysinger2009-04-06-2/+21
* Blackfin: add check for anomaly 05000362Mike Frysinger2009-04-06-0/+9
* Blackfin: add comment about anomaly 05000430 avoidanceMike Frysinger2009-04-06-0/+2
* Blackfin: add workaround for anomaly 05000242Mike Frysinger2009-04-06-1/+1
* Blackfin: add workaround for anomaly 05000171Mike Frysinger2009-04-06-0/+4
* Blackfin: do not delay on output bytesMike Frysinger2009-04-02-4/+0
* Blackfin: fix crash when booting from external memoryMike Frysinger2009-04-02-0/+11
* Blackfin: put memory into self-refresh before/after programming clocksMike Frysinger2009-03-23-82/+190
* Blackfin: do not program voltage regulator on parts that do not have oneMike Frysinger2009-03-23-3/+20
* Blackfin: setup a sane default EBIU_SDBCTL for SDRAM controllersMike Frysinger2009-03-23-0/+33
* Blackfin: handle reboot anomaly 432Mike Frysinger2009-03-23-0/+6
* Blackfin: kill off LDR jump blockMike Frysinger2009-03-23-7/+5
* Blackfin: simplify symbol_lookup() a bitMike Frysinger2009-03-23-1/+1
* Blackfin: mark bfin_reset staticMike Frysinger2009-03-23-1/+1
* Blackfin: fix jtag console tstcMike Frysinger2009-03-23-4/+11
* Blackfin: disable syscontrol code for nowMike Frysinger2009-02-21-0/+1
* Blackfin: dynamically update UART speed when initializingMike Frysinger2009-02-05-91/+43
* Blackfin: add support for fast SPI reads with Boot ROMMike Frysinger2009-02-05-8/+17
* Blackfin: check for reserved settings in DDR MMRsMike Frysinger2009-02-05-0/+7
* Blackfin: set default voltage levels for BF538/BF539 partsMike Frysinger2009-02-05-0/+3
* Blackfin: use on-chip syscontrol() rom function when availableMike Frysinger2009-02-05-22/+38
* Blackfin: rewrite cache handling functionsMike Frysinger2009-02-02-46/+72
* Blackfin: enable --gc-sectionsMike Frysinger2009-02-02-0/+1
* Blackfin: dont check baud if it wont actually get usedMike Frysinger2009-02-02-1/+5
* Blackfin: fixup misc warnings such as printf's and missing castsMike Frysinger2009-01-28-10/+11
* Blackfin: allow serial console to be disabledMike Frysinger2009-01-28-0/+8
* Blackfin: support console-over-JTAGMike Frysinger2009-01-28-4/+130
* Blackfin: handle new anomalies with resetMike Frysinger2009-01-28-5/+15
* Blackfin: pass RETX to LinuxMike Frysinger2009-01-28-0/+6
* Blackfin: clarify relocation comment during initMike Frysinger2009-01-28-3/+7
* Blackfin: just set SP register directly during initMike Frysinger2009-01-28-3/+2
* Blackfin: add portmuxing for UARTs on the BF51xMike Frysinger2009-01-28-1/+10
* Blackfin: respect CONFIG_CLKIN_HALFMike Frysinger2009-01-28-1/+1
* Blackfin: use common memcpy routine during initMike Frysinger2009-01-28-21/+11
* Blackfin: overhaul i2c driverMike Frysinger2009-01-28-429/+1
* Blackfin: fix dcache handling when doing dma memcpy'sMike Frysinger2009-01-28-2/+2
* Blackfin: minimize time cache is turned off when replacing cplb entriesMike Frysinger2009-01-28-22/+9
* i2c: merge all i2c_reg_read() and i2c_reg_write() into inline functionsTimur Tabi2008-12-15-16/+0
* Blackfin: fix up UART status bit handlingMike Frysinger2008-10-23-12/+60
* Blackfin: small cpu init optimization while setting interrupt maskMike Frysinger2008-10-23-5/+2
* Blackfin: set initial stack correctly according to Blackfin ABIMike Frysinger2008-10-23-3/+3
* Blackfin: make baud calculation more accurateMike Frysinger2008-10-23-4/+4
* Blackfin: decode hwerrcause/excause when crashingMike Frysinger2008-10-23-2/+40
* Blackfin: fix register dump messagesMike Frysinger2008-10-23-1/+5
* Blackfin: don't bother displaying reboot msg when crashingMike Frysinger2008-10-23-5/+1
* Blackfin: enable support for nested interruptsMike Frysinger2008-10-23-4/+10
* Blackfin: drop unused cache flush codeMike Frysinger2008-10-23-231/+1
* Blackfin: unify cache handling codeMike Frysinger2008-10-23-35/+0
* Blackfin: only enable hardware error irq by defaultMike Frysinger2008-10-23-3/+2
generated by cgit v1.1 at 2024-12-27 06:52:03 +0000