summaryrefslogtreecommitdiff
path: root/board
Commit message (Collapse)AuthorAgeLines
* ColdFire: Multiple fixes for MCF5445x platformsTsiChung Liew2008-08-28-6/+9
| | | | | | | | | | Add FEC pin set and mii reset in __mii_init(). Change legacy flash vendor from 2 to AMD LEGACY (0xFFF0), change cfi_offset to 0, and change CFG_FLASH_CFI to CONFIG_FLASH_CFI_LEGACY. Correct M54451EVB and M54455EVB env settings in configuration file. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* Merge branch 'master' of git://git.denx.de/u-boot-mpc5xxxWolfgang Denk2008-08-28-0/+498
|\
| * mpc52xx: added support for the MPC5200 based MUC.MC52 board from MAN.Heiko Schocher2008-08-27-0/+498
| | | | | | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* | Merge branch 'master' of git://git.denx.de/u-boot-mpc85xxWolfgang Denk2008-08-28-77/+3476
|\ \
| * | mpc85xx: Add support for the MPC8536DS reference boardKumar Gala2008-08-27-0/+1077
| | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dejan Minic <minic@freescale.com> Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | mpc85xx: Add support for the MPC8572DS reference boardKumar Gala2008-08-27-0/+1011
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert STXSSA to new DDR code.Kumar Gala2008-08-27-5/+81
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert STXGP3 to new DDR code.Kumar Gala2008-08-27-6/+83
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert SBC8560 to new DDR code.Kumar Gala2008-08-27-5/+81
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8540EVAL to new DDR code.Kumar Gala2008-08-27-5/+83
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert PM856 to new DDR code.Kumar Gala2008-08-27-4/+81
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert PM854 to new DDR code.Kumar Gala2008-08-27-4/+81
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert sbc8548 to new DDR code.Kumar Gala2008-08-27-4/+90
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert atum8548 to new DDR code.Kumar Gala2008-08-27-5/+92
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert socrates to new DDR code.Kumar Gala2008-08-27-5/+93
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8544DS to new DDR code.Kumar Gala2008-08-27-7/+93
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8568MDS to new DDR code.Jon Loeliger2008-08-27-6/+97
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8548CDS to new DDR code.Jon Loeliger2008-08-27-1/+88
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8541CDS to new DDR code.Jon Loeliger2008-08-27-1/+85
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8555ADS to new DDR code.Jon Loeliger2008-08-27-1/+87
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8560ADS to new DDR code.Jon Loeliger2008-08-27-8/+86
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8540ADS to new DDR code.Kumar Gala2008-08-27-10/+87
| |/ | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | Moved initialization of SKGE Ethernet driver to board code.Ben Warren2008-08-26-0/+13
| | | | | | | | | | | | | | The only board using this driver is the SL8245 board. Removed initialization for the driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of ULI526X Ethernet driver to board code.Ben Warren2008-08-26-0/+10
| | | | | | | | | | | | | | The only board using this driver is the Freescale MPC8610HPCD board. Removed initialization for the driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of Blackfin EMAC Ethernet controller to board_eth_init()Ben Warren2008-08-26-0/+10
|/ | | | | | | Added board_eth_init() function to bf537-stamp board. Removed initialization for the Blackin EMAC driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* FSL DDR: Convert SBC8641D to new DDR code.Kumar Gala2008-08-27-6/+95
| | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Convert MPC8610HPCD to new DDR code.Jon Loeliger2008-08-27-6/+86
| | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Convert MPC8641HPCN to new DDR code.Kumar Gala2008-08-27-7/+95
| | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* Add support for muas3001 board (MPC8270)Heiko Schocher2008-08-27-0/+455
| | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* remove MVS1 boardAndre Schwarz2008-08-26-1461/+0
| | | | | | MVS1 board has reached end-of-life and can be removed completely. Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de>
* mpc7448hpc2: Fix PCI I/O space mapping.Randy Vinson2008-08-26-2/+2
| | | | | | | | | | PCI I/O space is currently mapped 1:1 at 0xFA000000. Linux requires PCI I/O space to start at 0 on the PCI bus. This patch maps PCI I/O space such that 0xFA000000 in the processor's address space maps to 0 on the PCI I/O bus. Signed-off-by Randy Vinson <rvinson@mvista.com> Acked-by: Roy Zang <tie-fei.zang@freescale.com>
* change mvBL-M7 default env and move to vendor subdirAndre Schwarz2008-08-25-2/+8
| | | | | | | fix mvBL-M7 config and move to matrix_vision subdir Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* MPC8349EMDS: Add PCI Agent (PCISLAVE) supportIra W. Snyder2008-08-25-0/+58
| | | | | | | | Add the ability for the MPC8349EMDS to run in PCI Agent mode, acting as a PCI card rather than a host computer. Signed-off-by: Ira W. Snyder <iws@ovro.caltech.edu> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* MPC8349EMDS: use 83XX_GENERIC_PCI setup codeIra W. Snyder2008-08-25-317/+60
| | | | | | | | Change the MPC8349EMDS board to use the generic PCI initialization code for the mpc83xx cpu. Signed-off-by: Ira W. Snyder <iws@ovro.caltech.edu> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* Merge branch 'next'Kim Phillips2008-08-25-2/+37
|\
| * 83xx: mpc8315erdb: fix silly thinko in fdt_tsec1_fixupAnton Vorontsov2008-07-16-9/+10
| | | | | | | | | | | | | | | | | | | | The thinko was quite silly indeed, I messed with !ptr. Normally this would trigger some fault, but in U-Boot NULL pointer is equal to phys 0, so the code was working still, just didn't actually test mpc8315erdb environment variable value. Heh. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * 83xx: mpc8315erdb: add support for switching between ULPI/UTMI USB PHYsAnton Vorontsov2008-07-16-2/+36
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Freescale ships MPC8315E-RDB boards either with TSEC1 and USB UTMI support, or without TSEC1 but with USB ULPI PHY support in addition. With this patch user can specify desired USB PHY. Also, it seems that we can't distinguish the two boards in software, so user have to set `mpc8315erdb' environment variable to either 'tsec1' (TSEC1 enabled) or `ulpi' (board with ULPI PHY, TSEC1 disabled), so that Linux will not probe for TSEC1. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* | fix mvbc_p board build warningsAndre Schwarz2008-08-21-6/+6
| | | | | | | | | | | | | | fix build warnings @ mvBC-P board by using correct types, i.e. change out_be32 to out_be16 and out_8 accordingly. Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de>
* | Merge branch 'next' of git://git.denx.de/u-boot-avr32Haavard Skinnemoen2008-08-20-27/+971
|\ \ | | | | | | | | | | | | | | | Conflicts: MAINTAINERS
| * | favr-32-ezkit: Fix printf format warningsHaavard Skinnemoen2008-08-20-2/+2
| | | | | | | | | | | | Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
| * | Merge branch 'mimc200' of git://git.denx.de/u-boot-avr32Haavard Skinnemoen2008-08-20-0/+323
| |\ \ | | | | | | | | | | | | | | | | | | | | | | | | Conflicts: MAKEALL Makefile
| | * | avr32: Add MIMC200 boardMark Jackson2008-08-20-0/+323
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The MIMC200 board is based on Atmel's NGW100 dev kit, but with an extra 8MByte FLASH and 128KByte FRAM. Signed-off-by: Mark Jackson <mpfj@mimc.co.uk> Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
| * | | Merge branch 'favr-32' of git://git.denx.de/u-boot-avr32Haavard Skinnemoen2008-08-06-165/+564
| |\ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Conflicts: MAINTAINERS MAKEALL Makefile
| | * | | avr32: add support for EarthLCD Favr-32 boardHans-Christian Egtvedt2008-08-06-0/+443
| | |/ / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds support for the Favr-32 board made by EarthLCD. This kit, which is also called ezLCD-101 when running with EarthLCD firmware, has a 10.4" touch screen LCD panel, 16 MB 32-bit SDRAM, 8 MB parallel flash, Ethernet, audio out, USB device, SD-card slot, USART and various other connectors for cennecting stuff to SPI, I2C, GPIO, etc. Signed-off-by: Hans-Christian Egtvedt <hans-christian.egtvedt@atmel.com> Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
| * | | Merge branch 'hammerhead' of git://git.denx.de/u-boot-avr32Haavard Skinnemoen2008-07-30-881/+165
| |\ \ \
| | * | | Add support for the hammerhead (AVR32) boardJulien May2008-07-30-0/+230
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The Hammerhead platform is built around a AVR32 32-bit microcontroller from Atmel. It offers versatile peripherals, such as ethernet, usb device, usb host etc. The board also incooperates a power supply and is a Power over Ethernet (PoE) Powered Device (PD). Additonally, a Cyclone III FPGA from Altera is integrated on the board. The FPGA is mapped into the 32-bit AVR memory bus. The FPGA offers two DDR2 SDRAM interfaces, which will cover even the most exceptional need of memory bandwidth. Together with the onboard video decoder the board is ready for video processing. For more information see: http:///www.miromico.com/hammerhead Signed-off-by: Julien May <mailinglist@miromico.ch> [haavard.skinnemoen@atmel.com: various small fixes and adaptions] Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
| * | | | Merge branch 'eth-cleanup' of git://git.denx.de/u-boot-avr32Haavard Skinnemoen2008-07-30-76/+24
| |\ \ \ \
| | * | | | Moved initialization of AVR32 Ethernet controllers to board_eth_init()Ben Warren2008-07-24-76/+24
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Renamed initialization functions for atngw100 and atstk1000. Removed initializations for these boards from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com> Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
* | | | | | Clean up usage of icache_disable/dcache_disableKumar Gala2008-08-19-18/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | There is no point in disabling the icache on 7xx/74xx/86xx parts and not also flushing the icache. All callers of invalidate_l1_instruction_cache() call icache_disable() right after. Make it so icache_disable() calls invalidate_l1_instruction_cache() for us. Also, dcache_disable() already calls dcache_flush() so there is no point in the explicit calls of dcache_flush(). Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | | | | | ColdFire: Multiple fixes for M5282EVBTsiChung Liew2008-08-14-2/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Incorrect CFG_HZ value, change 1000000 to 1000. Rename #waring to #warning. RAMBAR1 uses twice in start.S, rename the later to FLASHBAR. Insert nop for DRAM setup. And, env_offset in linker file. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
generated by cgit v1.1 at 2024-09-05 05:28:50 +0000