| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
| |
It should add stop usb operation for mx50 rdp,
otherwise, the usb enumeration at kernel will be very slow
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
|
|
|
|
|
|
| |
This patch is used to fix the issue caused by ENGR00132709.
NFC_CLK definition should be used in cmd_clk interface.
MXC_NFC_CLK should be used as internal clock name.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
| |
Add "clk nfc" command support.
Limit NFC MAX clock as 34MHZ to be compatible with
some old NAND flashes.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add NAND support for MX53 EVK and ARD.
Need to use kobs-ng to flash U-Boot on MX53 TO1. Because
MX51 TO1 ROM doesn't support bi swap solution and kernel
enable bi swap, Must enable "ignore bad block" option when
flashing U-Boot. The step is as following:
echo 1 > /sys/devices/platform/mxc_nandv2_flash.0/ignorebad
kobs-ng init --chip_0_device_path=/dev/mtd2 u-boot.bin
echo 0 > /sys/devices/platform/mxc_nandv2_flash.0/ignorebad
Since default configuration stores environment into SD
card and U-Boot uses get_mmc_env_devno (Read SBMR register)
to get MMC/SD slot information, you must insert SD card to
bottom SD slot to get/store environment if you are using NAND
boot on MX53 EVK.
You must config boot dip setting well when doing NAND boot.
For example, if you are using NAND 29F32G080AA NAND chip on
MX53 EVK, you can set boot dips as the following for NAND
boot: SW3: dip 7, 8 on; SW2: dip 3,5 on; SW1: dip 4,7,8 on.
Other dips are off.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Update uboot LPDDR2 init code with the following changes
from latest script (v04) from Marek Xu:
http://compass.freescale.net/doc/220496654/Codex_LPDDR2_266MHz.inc.txt
1. Driver strength changed to 0x00180000 from 0x00200000
2. Memory type value changed to 0x04000000 from 0x02000000
3. New ZQ calibration entries with delay between load PU/PD and clear
4. Register at memory location 0x14000024 changed to 0x0048D005
from 0x0048EB05
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This change make a bootable default setting of MX53 EVK and MX51 BBG board,
the old default setting is too old to boot android system up.
Also add the recovery command in the env strings, if you want
to boot to recovery mode with mx53_evk, you can just :
> run bootcmd_android_recovery
This command will boot android into recovery mode.
Also fix MX51 can't see UI in recovery mode.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
Add support for building uboot for MX50 reference design platform:
1) LPDDR2 init script (v0.3 from Mike Kjar, dated 9/14)
2) iomux
3) new board file and machine id for RDP
4) Updates for iram boot on RDP
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
| |
Use serial_mxc as uart driver for all platforms.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Fix typo error for MX53 recovery mode.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Add MX53 Automotive Reference Board (ARD) support
1. Add DDR2 initialization script
2. Add external ethernet support
3. Update PIN settings for UART, I2C, SDHC etc
Signed-off-by: Anish Trivedi <anish@freescale.com>
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
| |
Rename the folder "mx53_evk" as "mx53_rd" to put
all MX53 board files.
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
| |
iram boot don't work.
The reason is that ivt plugins copy too much data
than that iram can hold.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add android recovery mode support for mx53.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add gpmi nfc and apbh dma support for mx50.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
add DDR2 support for U-BOOT.
The infomation about the init script:
Date : Aug-30,2010
Author : Tommy
Version: 0.1
please check :
http://compass.freescale.net/doc/219931536/Codex_DDR2_266MHz.inc.txt
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Move the android recovery codes into common/recovery.c.
Cut the keypad detecting time. Now we only need detect
there's POWER and HOME key pressing at the time scanning
keyboard matrix. So user must hold these two keys when bootup to
enter recovery mode. This can reduce the uboot boot time with
recovery mode configured.
Later /cache file checking for recovery command should be merged
into the common/recovery.c
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
|
|
|
|
|
| |
Aligned LPDDR2 initialization to the latest script
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Update DDR script to latest according to the wiki page
http://wiki.freescale.net/pages/viewpage.action?pageId=25405083
Latest LPDDR1 (mDDR) init script can work with 200Mhz
(updated on 7/13): lpddr1_init_200MHz_size_shrink_MK.inc
Latest LPDDR2 init script can work with 266Mhz
(shrinked version and updated by Mike on July.7th):
lpddr2_init_266MHz_shrinked_tommy_MK.inc
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Add clk command support for mx51.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Fix incorrect copyright info.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add splash screen code and support for epdc.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Read mac address from fuse
Signed-off-by: Frank Li <frank.li@freescale.com>
|
|
|
|
|
|
| |
Add mx50 mfg firmware support
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
|
|
|
|
|
| |
This is caused by fec_pwr_en pin is mis-used which lead
to FEC not power on. This commit fix this issue.
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
1. Reconstructure fuse. Move fuse files to common directory.
2. Read mac from fuse in fec.
3. Remove scc and srk command from fuse command.
4. Change fuse to iim.
5. Add fuse for mx53.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
1. Adjust VDDGP voltage for 800MHZ as 1.05v.
2. Correct VDDA comments
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
| |
Add spi_get_cfg function due to the function has been made
platform specific and moved out of spi driver.
This also fix the build break for mx53 uboot
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
| |
MMC init failed when boot with upper SD slot
while succesful with lower slot.
This patch will fix it.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
Accoring to board identification table, the ADC data
register value range between "0xB9E79F - 0xC00000"
indicates 21.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
| |
Removed low voltage (1.8V) from supported voltage ranges.
Changed SD2_CMD pad setting to enable SD2 r/w in uboot.
Loaded env from booted device instead of SD1 always.
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Use ROM plug-in feature to init DDR and re-config PLL1 to
800Mhz due to ROM set it to 799Mhz. Plug-in has the following benifit
from ROM team comments,
1. DCD size limitation issue, plugin can be the size of OCRAM
free space region which is 72KB.
2. Safe environment to re-configure PLL1 (without impacting SDRAM)
as the plugin runs from OCRAM. This could get around the issue
of some boards running with ARM @ 192MHz due to the incorrect
GPIO configuration for Low Power Boot.
3. Ability to have one bootloader binary for both LPDDR1 & LPDDR2 platforms.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Fix the build break for MX51 BBG board
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add initial support for MX50
-Support mddr200Mhz, lpddr2266Mhz ARM2 board,
-Support boot from SD/MMC,
-Support boot from SPI-NOR,
-Support FEC, UART,
-Support SD/MMC/SPI command within UBOOT
Signed-off-by: Anish Trivedi <anish@freescale.com>
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
| |
CSPI: make spi_get_cfg platform specific
move the spi_get_cfg out of the cspi/ecspi driver
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Add MFG tool support for MX53 EVK
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
| |
Added dynamic check for which sd slot used for boot
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
| |
Add dwc_ahsata support.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Original uboot did not support sd1 and can only save environment
into sd0 even actually you're booting from sd1.
This patch adds the capability of saving environment into sd1
when you're booting from sd1.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Pass EVK RevB board ID to kernel by system_rev[11:8]
2 -->RevB,
1--->ARM2,
0--->RevA,
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
| |
Add mx25 splash screen support.
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Renato Frias <renato.frias@freescale.com>
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
Add DDR3 CPU board support, DDR3 clock 400Mhz
Create one config file for it since the DDR3 init
script is much different wtih DDR2.
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
Set DDR clock to 400Mhz on MX53-EVK with DDR2 1GByte RevB
Set DDR clock to 300Mhz on MX53-EVK with DDR2 2GByte RevA1
Remove the clock dump during boot, user can use clk command to
get the clock information. Using help clk to get the command help
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The CPU_ID0 analog voltage level is obtained by reading ADC
channel 12 of the LTC2495 and the CPU_ID1 analog voltage
level is obtained by reading ADC channel 13.
The ADC data register value read from the LTC2495 is a 24 bit value.
For example, an ADC value that reads between 0xB3CF3E and 0xB9E79E
indicates a 130k ohm resistor is populated on the daughtercard,
which corresponds to ID level 20
By using CPU_ID0, CPU_ID1 to identify the board for example:
CPU_ID0 = 21, CPU_ID1 = 15, MX53-EVK with DDR2 1GByte RevB
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Support clock operation functions.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
As customer usually mmc to save env data.
Change default env device to mmc for bbg.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Integrate linear PMIC.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Change stmp378x to mx23evk in u-boot.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add mfg firmware support for imx25
Signed-off-by:Yan Wang<r65094@freescale.com>
|
|
|
|
|
|
|
|
| |
Both EVK and ARM2 board using the same machine id.
Currently, use system_rev to diff ARM2 board. DDR freq
for ARM2 has been set to 400M, but 300M on EVK.
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Build Mfg firmware for mx35 3stack
Signed-off-by: Wallace Wang <r59996@freescale.com>
|