| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
| |
Add dwc_ahsata support.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Original uboot did not support sd1 and can only save environment
into sd0 even actually you're booting from sd1.
This patch adds the capability of saving environment into sd1
when you're booting from sd1.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Pass EVK RevB board ID to kernel by system_rev[11:8]
2 -->RevB,
1--->ARM2,
0--->RevA,
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
| |
Add mx25 splash screen support.
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Renato Frias <renato.frias@freescale.com>
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
Add DDR3 CPU board support, DDR3 clock 400Mhz
Create one config file for it since the DDR3 init
script is much different wtih DDR2.
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
Set DDR clock to 400Mhz on MX53-EVK with DDR2 1GByte RevB
Set DDR clock to 300Mhz on MX53-EVK with DDR2 2GByte RevA1
Remove the clock dump during boot, user can use clk command to
get the clock information. Using help clk to get the command help
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The CPU_ID0 analog voltage level is obtained by reading ADC
channel 12 of the LTC2495 and the CPU_ID1 analog voltage
level is obtained by reading ADC channel 13.
The ADC data register value read from the LTC2495 is a 24 bit value.
For example, an ADC value that reads between 0xB3CF3E and 0xB9E79E
indicates a 130k ohm resistor is populated on the daughtercard,
which corresponds to ID level 20
By using CPU_ID0, CPU_ID1 to identify the board for example:
CPU_ID0 = 21, CPU_ID1 = 15, MX53-EVK with DDR2 1GByte RevB
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Support clock operation functions.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
As customer usually mmc to save env data.
Change default env device to mmc for bbg.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Integrate linear PMIC.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Change stmp378x to mx23evk in u-boot.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add mfg firmware support for imx25
Signed-off-by:Yan Wang<r65094@freescale.com>
|
|
|
|
|
|
|
|
| |
Both EVK and ARM2 board using the same machine id.
Currently, use system_rev to diff ARM2 board. DDR freq
for ARM2 has been set to 400M, but 300M on EVK.
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Build Mfg firmware for mx35 3stack
Signed-off-by: Wallace Wang <r59996@freescale.com>
|
|
|
|
|
|
|
| |
System can not find MMC/SD card in SD
slot 1 when booting from Uboot.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Update DDR init script according to compass:
http://compass.freescale.net/go/216805297
FCP 7 KB 25-Mar-2010
setmem /32 0x53fa8570 = 0x00180000 ->
setmem /32 0x53fa8570 = 0x00200000
setmem /32 0x53fa8578 = 0x00180000 ->
setmem /32 0x53fa8578 = 0x00200000
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
| |
-Update eSDHC clock setting,
-Fix the GPT timer setting,
-Fix the boot option pars,
-Remove mdelay() function call to improve the performance
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
| |
-update DDR script for 300MHZ support, this script got from Yaniv
-increase VDDA to 1.25V
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Add mmu, l1cache, l2cache support for mx53.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add uboot support for MX53
Signed-off-by:Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
MX28 U-BOOT enhancements.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
CR 00120191 is used to adjust IPU/VPU priority for memory
access in order to improve video performance. However this
change caused video playback and record unstable (See
CR 00120697, CR 00121478). It's decided to remove CR 00121504
change for the stability.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
| |
MMU enable code is missed in mx51 and mx35 u-boot.
So add these codes.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Build Mfg firmware for mx51-bbg
Signed-off-by: Frank Li <frank.li@freescale.com>
|
|
|
|
|
|
| |
Enable Ethernet and MMC boot support for imx28-evk
Signed-off-by: Frank Li <frank.li@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
The new strategy will be:
bootargs_android_recovery and bootcmd_android_recovery
will be checked.
If they exists, their values will be used by bootargs_android
and bootcmd_android, or the default vaules will be used.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
New M4IF settings benefit to video performance improvement.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
| |
The value read from mxc_i2c is not complete.
The last byte is lost.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
The mac addr set to FEC is smc911x's.
So add a environment "fec_addr" to set fec address.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
The IPU_HND_BYP bit is different in mx35 to1 and to2.
Change the value of this bit for mx35 to2.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
The iomux settings of mx51 bbg and mx35 3stack can't support eMMC card.
Thus, change the iomux settings.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add mx28 to u-boot and pass the compiling.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
1. Update MX51 3-stack initialization codes to merge some
fixes from 200901 version
2. Update MX51 BBG code to add chip version check
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
The SD card in MMC Slot2 can not be detected. This is because
the board version of MX51 EVK doesn't keep synchronization
with kernel. So the card detect PIN is not configured well.
Here Bit 11-Bit 8 in system_rev indicates the board version.
The fix is to set Bit 11 -Bit8 as 1 for MX51 EVK board.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
| |
1. Change the drive strength of DRAM PAD as high
2. Change ESDCFG setting
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
| |
mmu support for mx51 3stack and mx51 bbg.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
ubifs support for android recovery mode.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
MX35 can't boot due to wrong frequency setting.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
In current u-boot design,
get_timer_masked is not correct and udelay is not accurate
when the time is less than 1000us.
Thus we need to use ipg clock source for accurate timer.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
To enable MMU, it is porting from redboot.
Enable MMU and enable I/D cache.
Signed-off-by:Fred Fan <r01011@freescale.com>
|
|
|
|
|
|
| |
No 'boot up from' information when booting from NOR-SPI.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Update the priority list for MX25 MAX xbar.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
| |
1. Add imx cspi support for cpld access.
2. Add smc911x ethernet support from cpld.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
|
|
| |
This patch will fix three issues:
1. Add boot device detection.
2. Use right nand command in anroid for recovery mode.
3. Recovery mode code clean.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Misc changes for v2009.08 upgrade.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
Workaround for ARM errata ID #468414, This erratum is
referenced in ARM Core Cortex-A8 Errata Notice [1], ID 468414.
Signed-off-by:Jason Liu <r64343@freescale.com>
(cherry picked from commit 549c17b69a5052c61a979ba679bd1dbd33a4153d)
|
|
|
|
|
|
| |
PATA support in u-boot.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add mx51 bbg to3 support.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
Syc clock and l2cc code with redboot.
Signed-off-by: Terry Lv <r65388@freescale.com>
(cherry picked from commit f712613010e3bf2c186f05a1b7381483d733b925)
|
|
|
|
| |
Signed-off-by: Terry Lv <r65388@freescale.com>
|