summaryrefslogtreecommitdiff
path: root/board
Commit message (Collapse)AuthorAgeLines
* ENGR00137766 BBG splashimage:Allocate cmap for panel_infoLiu Ying2011-01-10-1/+10
| | | | | | | This patch allocates cmap for panel_info, otherwise, cmap_base in common/lcd.c will be NULL pointer. Signed-off-by: Liu Ying <b17645@freescale.com>
* ENGR00137604: Change PLL4 to 455MHz for mx53Terry Lv2011-01-07-4/+24
| | | | | | | Required by display to set ldb. We need to set PLL4 to 455MHz. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00137642 MX53 Uboot Align DDR3 script for Loco and SMD boardsAnish Trivedi2011-01-05-4/+4
| | | | | | | | | | | | | Changed the value of one register, offset 0x88, of the ESDCTL controller to match the official script for the boards, entitled "MX53_TO2_DDR3_LCB.inc", found at http://compass.freescale.net/livelink/livelink/221435668/ MX53_TO2_DDR3_LCB.inc.txt?func=doc.Fetch&nodeid=221435668 The register value sets read delay lines. The change is minor. Signed-off-by: Anish Trivedi <anish@freescale.com>
* ENGR00137497-2 MX53: Add LOCO board supportLily Zhang2010-12-30-0/+1202
| | | | | | | | | | | Add MX53 LOCO board support The following functions are tested in the board: - Micro SD boot - MMC/SD read/write. - clk command - fuse command Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00136075 MX53: Add SMD board supportLily Zhang2010-12-30-0/+1236
| | | | | | | | | | | | | | | | | | | | | | | Add MX53 SMD support: - Use DDR3 script for SMD board from Mike Kjar: "Rita_init_LCB_CMOS.inc" - Set the default CPU core frequency as 1GHZ. The following functions are tested on SMD board: - SD/MMC boot, read, write via SDHC1 - eMMC4.4 boot, read, write via SDHC3. - SATA boot, read, write. To support SATA boot via internal clock, please ensure the fuse "SATA_ALT_CLK_REF" was blown. - FEC - UART - clk command - iim command Signed-off-by: Liu Ying <b17645@freescale.com> Signed-off-by: Jason Chen <b02280@freescale.com> Signed-off-by: Terry Lv <r65388@freescale.com> Signed-off-by: Anish Trivedi <anish@freescale.com> Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00137410 MX53 split board files into different foldersLily Zhang2010-12-29-332/+1439
| | | | | | Split different MX53 board files into different folder. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00137372 MX53: Switch back to use DCD and update DDR scriptsLily Zhang2010-12-28-444/+221
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 1. This patch is used to switch back to use DCD for flash header instead of plug-in. This change request is due to the following reasons: 1) U-boot community doesn't accept current plug-in solution when upstreaming. 2) Plug-in isn't supported by MX53 ROM serial download mode. No effective workaround is found now. To use the same code base to support normal U-Boot and MFG tool better, adopt DCD solution firstly. 3) Current MX53 DDR scripts don't exceed the length limitation of DCD. For MX53 TO2.0 EVK/ARM2 board, raise DDR frequency to 400MHZ after VCC and VDDA voltages are raised as 1.3V. Since ARM2 CPU2 board share the same script with EVK, delete ARM2 CPU2 config files. ARM2 CPU2 board can share the same bootloader with EVK. 2. Update MX53 DDR2 scripts for TO1.0/TO2.0 EVK/ARD/ARM2 boards The script "MX53_TO2_DDR2_EVK_ARD.inc" is located under http://compass.freescale.net/livelink/livelink? func=ll&objId=221058910&objAction=browse&viewType=1 This script is published by ATX and FIL team on Dec 16th, 2010 3. Update MX53 ARM2 CPU3 DDR3 script "MX53_TO2_DDR3_CPU3.inc" under the same compass folder Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00137211 U-Boot MX5x: Incorrect GPL license header on filesXinyu Chen2010-12-22-7/+28
| | | | | | Correct the GPL license Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
* ENGR00137214 MX50: Turn on ZQ calib config by default and fix hang problemRobby Cai2010-12-21-24/+22
| | | | | | | | 1) Turn on ZQ calib config by default in uboot. 2) Remove one problematic statement which can cause hang issue 3) Change comment style from ; to // Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00134068 MX51 BBG:Support CLAA WVGA splashimageLiu Ying2010-12-16-0/+30262
| | | | | | | | | | | 1) IOMUX/backlight support for CLAA WVGA LCD panel. 2) Add video mode for CLAA WVGA LCD panel. 3) Support IPU di1 interface for framebuffer. 4) Enhance IPU driver. 5) Add freescale 600x400 8BPP BMP logo. Signed-off-by: Terry Lv <R65388@freescale.com> Signed-off-by: Liu Ying <b17645@freescale.com>
* ENGR00133727: uart outputs messy code when kernel starts on mx51Terry Lv2010-12-14-3/+3
| | | | | | | uart outputs messy code when kernel starts on mx51. Change uart clock to use pll2 as source clock. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00136038: Remove config CONFIG_EMMC_DDR_MODETerry Lv2010-12-10-1/+7
| | | | | | | | | 1. As we can check DDR dynamically, remove CONFIG_EMMC_DDR_MODE in mmc.c. 2. Add config CONFIG_EMMC_DDR_PORT_DETECT config for some boards that only some board support DDR. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00136170 MX50 Add ZQ calibration revision for TO1.1Robby Cai2010-12-09-62/+138
| | | | | | | | | | | | | | | | | | | | All type of DDRs will be affected. ddr script is available here: http://compass.freescale.net/livelink/livelink/open/218722501 Two key points: 1. LPDDR2 ZQ calibration is different from mDDR/DDR2, fixed in this version(they're same before). 2. TO1.1 ZQ calibration is _NOT_ compatible with TO1.0. U-Boot default config is for TO1.1. Please switch off CONFIG_ZQ_CALIB option if compile for TO1.0. Other fixes: 1. Change drive strength to 0x00200000 for all ddr types. 2. Add missed config for IOMUXC_SW_PAD_CTL_PAD_DRAM_OPEN and IOMUXC_SW_PAD_CTL_PAD_DRAM_OPENFB. Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00136081 DDR script update for MX53 TO2 ARDDinh Nguyen2010-12-08-46/+41
| | | | | | | | | Updated DDR2 script for ARD board from Mike Kjar: "mx53_init_TO2_DDR2_ARD_test.inc". Tested on TO1 and TO2 ARD. Signed-off-by: Dinh Nguyen <Dinh.Nguyen@freescale.com>
* ENGR00136042 Add ZQ calib config and update script for DDR2Robby Cai2010-12-08-2/+2
| | | | | | | | script v2: http://compass.freescale.net/livelink/livelink/219931536/ Codex_DDR2_266MHz.inc.txt?func=doc.Fetch&nodeid=219931536 Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00133744: Merge mx50_arm2 to mx50_rdpTerry Lv2010-12-01-2968/+1365
| | | | | | Merge mx50_arm2 to mx50_rdp. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00025557: MX50 Add ZQ calibration support for TO1.1.1.Terry Lv2010-12-01-79/+487
| | | | | | | MX50 Add ZQ calibration support for TO1.1.1. This need to be enabled by CONFIG_ZQ_CALIB. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR12345678 Change ddr write delay in the PHYRobby Cai2010-12-01-16/+16
| | | | | | | | | | Total 5 registers: 0x1400023c/244/24c/254/25c: from 0x000a1401 to 0x000a0b01 Without this patch, kernel on RDP board with Elpida DDR is not able to boot, or not stable. Signed-off-by: Robby Cai <R63905@freescale.com>
* ENGR00133437 MX50 Uboot support for TO 1.1.1 precodeAnish Trivedi2010-12-01-7/+42
| | | | | | | Precoding: Update DDR configuration plugin to check SI Rev and change ROM addresses as needed. Signed-off-by: Anish Trivedi <anish@freescale.com>
* ENGR00133124: Add nand support for mx50 rdpTerry Lv2010-11-18-5/+213
| | | | | | Add nand support for mx50 rdp. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00133689 MX51: set MC13892 charge output voltage as 4.2VLily Zhang2010-11-17-3/+20
| | | | | | | | This patch is to set MC13892 charge regulator output voltage as 4.2V. It fixes a typo error for chip check and makes TO3 VCC and VDDA voltages keep sync with the spec. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00132909 MX53 Uboot: Support for TO2Anish Trivedi2010-11-15-323/+467
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Support new DDR script entitled "Rita_TO2_init_DDR2_CPU2_CMOS_TEST_CAL_v1.inc" for DDR2 boards including MX53 EVK, ARD, and ARM2 CPU2. These new settings did not apply to TO1. Therefore, changed the DCD for these boards to a plugin so that TO1 and TO2 can both be supported using conditional execution of new DDR settings. During bootup on TO2, DDR frequency is required to be below 400 MHz. Therefore, BOOT_CFG2[4] must be set to enable DDR at 333 MHz in ROM on all boards. Uboot determines silicon version and for TO2 boosts the VCC and VDDA voltages to 1.3V, after which the DDR frequency is also increased to 400 MHz. This requirement meant that uboot does not calibrate PLL2 anymore until the voltage is increased. Removed the calibration from lowlevel_init.S and from all mx53 include/configs files. Also required that during config_periph_clk(), only CBCMR register is touched to set source PLL. Other changes to CBCDR were removed. Switching to PLL2 bypass clk during reprogram was also removed. All these changes are required to increase DDR frequency to 400 MHz. DDR2 CPU2 board with TO1 requires the following hw cfgs: JP3 populated, and J8 set to 2-3. For DDR2 CPU2 board with TO2, both these jumpers should be depopulated. ARM2 CPU3 (with DDR3) DDR configurations were not changed. TO1 and TO2 can run well using existing DDR3 script. However, DCD was converted to plugin to align with other boards. Signed-off-by: Anish Trivedi <anish@freescale.com>
* ENGR00133530 plug-in support mfgtools and sb_loaderFrank Li2010-11-09-18/+24
| | | | | | | mfgtools and sb_loader can download plug-in and run plug-in to initilize DRAM. Signed-off-by: Frank Li <frank.li@freescale.com>
* ENGR00133049 Support nand flash for MX28Frank Li2010-11-04-2/+36
| | | | | | | Support nand basic read/write in MX28 u-boot. Signed-off-by: Frank Li <frank.li@freescale.com> Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00132957 mfg-tool: should add stop usb operation for mx50 rdpPeter Chen2010-10-26-0/+7
| | | | | | | It should add stop usb operation for mx50 rdp, otherwise, the usb enumeration at kernel will be very slow Signed-off-by: Peter Chen <peter.chen@freescale.com>
* ENGR00132758 correct NFC_CLK definitionLily Zhang2010-10-19-1/+1
| | | | | | | | This patch is used to fix the issue caused by ENGR00132709. NFC_CLK definition should be used in cmd_clk interface. MXC_NFC_CLK should be used as internal clock name. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00132709 MX53: add "clk nfc" command supportLily Zhang2010-10-18-0/+7
| | | | | | | | Add "clk nfc" command support. Limit NFC MAX clock as 34MHZ to be compatible with some old NAND flashes. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00132617 MX53: add NAND supportLily Zhang2010-10-17-0/+182
| | | | | | | | | | | | | | | | | | | | | | | | | | Add NAND support for MX53 EVK and ARD. Need to use kobs-ng to flash U-Boot on MX53 TO1. Because MX51 TO1 ROM doesn't support bi swap solution and kernel enable bi swap, Must enable "ignore bad block" option when flashing U-Boot. The step is as following: echo 1 > /sys/devices/platform/mxc_nandv2_flash.0/ignorebad kobs-ng init --chip_0_device_path=/dev/mtd2 u-boot.bin echo 0 > /sys/devices/platform/mxc_nandv2_flash.0/ignorebad Since default configuration stores environment into SD card and U-Boot uses get_mmc_env_devno (Read SBMR register) to get MMC/SD slot information, you must insert SD card to bottom SD slot to get/store environment if you are using NAND boot on MX53 EVK. You must config boot dip setting well when doing NAND boot. For example, if you are using NAND 29F32G080AA NAND chip on MX53 EVK, you can set boot dips as the following for NAND boot: SW3: dip 7, 8 on; SW2: dip 3,5 on; SW1: dip 4,7,8 on. Other dips are off. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00132526 MX50 RDP Update to latest LPDDR2 scriptAnish Trivedi2010-10-13-21/+52
| | | | | | | | | | | | | | | Update uboot LPDDR2 init code with the following changes from latest script (v04) from Marek Xu: http://compass.freescale.net/doc/220496654/Codex_LPDDR2_266MHz.inc.txt 1. Driver strength changed to 0x00180000 from 0x00200000 2. Memory type value changed to 0x04000000 from 0x02000000 3. New ZQ calibration entries with delay between load PU/PD and clear 4. Register at memory location 0x14000024 changed to 0x0048D005 from 0x0048EB05 Signed-off-by: Anish Trivedi <anish@freescale.com>
* ENGR00131936 MX5X corrent mx53_evk mx51_BBG android default env settingZhang Jiejing2010-09-26-4/+2
| | | | | | | | | | | | | | This change make a bootable default setting of MX53 EVK and MX51 BBG board, the old default setting is too old to boot android system up. Also add the recovery command in the env strings, if you want to boot to recovery mode with mx53_evk, you can just : > run bootcmd_android_recovery This command will boot android into recovery mode. Also fix MX51 can't see UI in recovery mode. Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
* ENGR00131691 MX50 RDP UbootAnish Trivedi2010-09-21-0/+1590
| | | | | | | | | | Add support for building uboot for MX50 reference design platform: 1) LPDDR2 init script (v0.3 from Mike Kjar, dated 9/14) 2) iomux 3) new board file and machine id for RDP 4) Updates for iram boot on RDP Signed-off-by: Anish Trivedi <anish@freescale.com>
* ENGR00131779: Use serial_mxc as uart driver for all platformsTerry Lv2010-09-21-0/+2
| | | | | | Use serial_mxc as uart driver for all platforms. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00131705-4 MX53: fix typo error for recoveryLily Zhang2010-09-21-1/+1
| | | | | | Fix typo error for MX53 recovery mode. Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00131705-2 Add MX53 ARD supportLily Zhang2010-09-20-6/+336
| | | | | | | | | | | Add MX53 Automotive Reference Board (ARD) support 1. Add DDR2 initialization script 2. Add external ethernet support 3. Update PIN settings for UART, I2C, SDHC etc Signed-off-by: Anish Trivedi <anish@freescale.com> Signed-off-by: Terry Lv <r65388@freescale.com> Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00131705-1 rename mx53_evk folder as mx53_rdLily Zhang2010-09-20-4/+4
| | | | | | | | Rename the folder "mx53_evk" as "mx53_rd" to put all MX53 board files. Signed-off-by: Terry Lv <r65388@freescale.com> Signed-off-by: Lily Zhang <r58066@freescale.com>
* ENGR00131662: Fix that iram boot don't workTerry Lv2010-09-20-5/+5
| | | | | | | | iram boot don't work. The reason is that ivt plugins copy too much data than that iram can hold. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00131578: Add android recovery mode support for mx53Terry Lv2010-09-20-18/+173
| | | | | | Add android recovery mode support for mx53. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00127167: Add gpmi nfc and apbh dma support for mx50.Terry Lv2010-09-19-2/+204
| | | | | | Add gpmi nfc and apbh dma support for mx50. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00131712 UBOOT:add DDR2 support for IMX50Huang Shijie2010-09-19-0/+425
| | | | | | | | | | | | | | add DDR2 support for U-BOOT. The infomation about the init script: Date : Aug-30,2010 Author : Tommy Version: 0.1 please check : http://compass.freescale.net/doc/219931536/Codex_DDR2_266MHz.inc.txt Signed-off-by: Huang Shijie <b32955@freescale.com>
* ENGR00127368 UBOOT: Make the android recovery code common for platformsrel_imx_2.6.31_10.09.00Xinyu Chen2010-09-10-268/+160
| | | | | | | | | | | | | | Move the android recovery codes into common/recovery.c. Cut the keypad detecting time. Now we only need detect there's POWER and HOME key pressing at the time scanning keyboard matrix. So user must hold these two keys when bootup to enter recovery mode. This can reduce the uboot boot time with recovery mode configured. Later /cache file checking for recovery command should be merged into the common/recovery.c Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
* ENGR00126566 MX50:Aligned LPDDR2 initialization to the latest scriptJason Liu2010-08-23-2/+2
| | | | | | | Aligned LPDDR2 initialization to the latest script Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com> Signed-off-by: Jason Liu <r64343@freescale.com>
* ENGR00126474 UBOOT: update DDR script on MX50 ARM2Jason Liu2010-08-19-73/+32
| | | | | | | | | | | | | | Update DDR script to latest according to the wiki page http://wiki.freescale.net/pages/viewpage.action?pageId=25405083 Latest LPDDR1 (mDDR) init script can work with 200Mhz (updated on 7/13): lpddr1_init_200MHz_size_shrink_MK.inc Latest LPDDR2 init script can work with 266Mhz (shrinked version and updated by Mike on July.7th): lpddr2_init_266MHz_shrinked_tommy_MK.inc Signed-off-by: Jason Liu <r64343@freescale.com>
* ENGR00126079: Add clk command support for mx51Terry Lv2010-08-11-17/+17
| | | | | | Add clk command support for mx51. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00125237: Fix incorrect copyright info.Terry Lv2010-08-04-1/+1
| | | | | | Fix incorrect copyright info. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00125324: Add splash screen code and support for epdcrel-imx-2.6.31-10.08.01rel-imx-2.6.31-10.08.00Terry Lv2010-08-03-0/+245
| | | | | | Add splash screen code and support for epdc. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00125735 iMX28 read mac address from fuseFrank Li2010-07-30-0/+28
| | | | | | Read mac address from fuse Signed-off-by: Frank Li <frank.li@freescale.com>
* ENGR00125613 mfg-tool: Add mx50 mfg firmware supportPeter Chen2010-07-27-0/+7
| | | | | | Add mx50 mfg firmware support Signed-off-by: Peter Chen <peter.chen@freescale.com>
* ENGR00125220 MX28: SD(slot0)boot dhcp failedJason Liu2010-07-22-11/+14
| | | | | | | This is caused by fec_pwr_en pin is mis-used which lead to FEC not power on. This commit fix this issue. Signed-off-by:Jason Liu <r64343@freescale.com>
* ENGR00123924: Reconstructure fuse files and add fuse to mx53.Terry Lv2010-07-16-2/+83
| | | | | | | | | | 1. Reconstructure fuse. Move fuse files to common directory. 2. Read mac from fuse in fec. 3. Remove scc and srk command from fuse command. 4. Change fuse to iim. 5. Add fuse for mx53. Signed-off-by: Terry Lv <r65388@freescale.com>
* ENGR00125045 MX53 Uboot: Adjust VDDGP voltageLily Zhang2010-07-14-3/+3
| | | | | | | 1. Adjust VDDGP voltage for 800MHZ as 1.05v. 2. Correct VDDA comments Signed-off-by: Lily Zhang <r58066@freescale.com>
generated by cgit v1.1 at 2024-11-06 03:08:08 +0000