Commit message (Collapse) | Author | Age | Lines | |
---|---|---|---|---|
* | 85xx: Fix the clock adjust of mpc8569mds board | Dave Liu | 2009-06-09 | -1/+1 |
| | | | | | | | | Currently the clk_adj is 6 (3/4 cycle), The settings will cause the DDR controller hang at the data init. Change the clk_adj from 6 to 4 (1/2 cycle), make the memory system stable. Signed-off-by: Dave Liu <daveliu@freescale.com> | |||
* | MPC85xx: Add MPC8569MDS board support | Haiying Wang | 2009-03-30 | -0/+84 |
This patch adds MPC8569MDS board support. The UART, QE UEC1 and UEC2, BRD EEPROM on I2C2 bus, PCI express and DDR3 SPD are supported in this patch. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by: Hillel Avni <Hillel.Avni@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |