summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8548cds/mpc8548cds.c
Commit message (Expand)AuthorAgeLines
* 85xx: Convert CONFIG_SYS_PCI*_IO_BASE to _IO_BUS for FSL boardsKumar Gala2009-01-23-2/+2
* 85xx: Convert CONFIG_SYS_{PCI*,RIO*}_MEM_BASE to _MEM_BUS for FSL boardsKumar Gala2009-01-23-2/+2
* mpc8xxx: LCRR[CLKDIV] is sometimes five bitsTrent Piepho2008-12-19-1/+1
* 85xx: Add PORDEVSR_PCI1 definePeter Tyser2008-12-04-1/+1
* 85xx: Add CPU 2 errata workaround to all 8548 boardsPeter Tyser2008-12-03-12/+0
* 85xx: remove the unused ddr_enable_ecc in the board fileDave Liu2008-12-03-11/+0
* Coding Style cleanup, update CHANGELOGWolfgang Denk2008-11-02-1/+1
* 85xx: Convert all fsl_pci_init users to new APIsKumar Gala2008-10-24-38/+19
* rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-18-41/+41
* FSL DDR: Convert MPC8548CDS to new DDR code.Jon Loeliger2008-08-27-1/+7
* Change initdram() return type to phys_size_tBecky Bruce2008-06-12-1/+1
* 85xx: remove dummy board_early_init_fKumar Gala2008-06-11-5/+0
* 85xx: Remove unused and unconfigured memory test code.Kumar Gala2008-06-11-39/+0
* 85xx: Limit CPU2 workaround to parts that have the errataAndy Fleming2008-05-07-1/+6
* Remove erroneous or extra spd.h #includers.Jon Loeliger2008-03-05-3/+1
* Move the MPC8541/MPC8555/MPC8548 CDS board under board/freescale.Kumar Gala2007-12-11-0/+547
generated by cgit v1.1 at 2024-11-16 11:00:11 +0000