summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8544ds
Commit message (Expand)AuthorAgeLines
* ppc/85xx: Clean up MPC8544 DS PCI setup codeKumar Gala2010-01-05-179/+70
* ppc/85xx: Clean up use of LAWAR definesKumar Gala2009-09-24-3/+3
* ppc/8xxx: Refactor code to determine if PCI is enabled & agent/hostKumar Gala2009-09-08-7/+7
* 85xx: Move to a common linker scriptKumar Gala2009-08-28-143/+0
* 85xx: Remove redudant PLATFORM_CPPFLAGSKumar Gala2009-08-28-4/+0
* pci/fsl_pci_init: Fold fsl_pci_setup_inbound_windows into fsl_pci_initKumar Gala2009-08-28-12/+0
* pci/fsl_pci_init: Fold pci_setup_indirect into fsl_pci_initKumar Gala2009-08-28-9/+4
* 85xx/86xx: Replace in8/out8 with in_8/out_8 on FSL boardsKumar Gala2009-07-22-5/+6
* 85xx: Report which "bank" of NOR flash we are booting from on FSL boardsKumar Gala2009-07-22-4/+12
* fsl_pci: Move prototypes into fsl_pci.h and remove explicit externsKumar Gala2009-04-04-6/+0
* fsl_pci: Renamed immap_fsl_pci.h to fsl_pci.hKumar Gala2009-04-04-1/+1
* Fix all linker script to handle all rodata sectionsTrent Piepho2009-03-20-3/+1
* Fixup SGMII PHY ids in the device treeAndy Fleming2009-02-16-0/+3
* fsl-ddr: use the 1T timing as default configurationDave Liu2009-01-23-0/+3
* 85xx: Introduce CONFIG_SYS_PCI*_MEM_VIRT for FSL boardsKumar Gala2009-01-23-3/+3
* 85xx: Convert CONFIG_SYS_PCI*_IO_BASE to _IO_BUS for FSL boardsKumar Gala2009-01-23-4/+4
* 85xx: Convert CONFIG_SYS_{PCI*,RIO*}_MEM_BASE to _MEM_BUS for FSL boardsKumar Gala2009-01-23-13/+13
* Change PCIE1&2 deciide logic on MPC8544DS board more readableRoy Zang2009-01-13-2/+2
* Fix IO port selection issue on MPC8544DS and MPC8572DS boardsRoy Zang2009-01-13-1/+1
* 85xx: remove the unused ddr_enable_ecc in the board fileDave Liu2008-12-03-10/+0
* Coding Style cleanup, update CHANGELOGWolfgang Denk2008-11-02-1/+1
* 85xx: Convert all fsl_pci_init users to new APIsKumar Gala2008-10-24-73/+36
* Pass dimm parameters to populate populate controller optionsHaiying Wang2008-10-18-1/+4
* rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-18-80/+80
* Moved initialization of RTL8139 Ethernet controller to board_eth_init()Ben Warren2008-09-02-4/+4
* Add SGMII support for the 8544 DSAndy Fleming2008-09-02-0/+39
* FSL DDR: Convert MPC8544DS to new DDR code.Kumar Gala2008-08-27-7/+93
* mpc85xx: workaround old binutils bugKumar Gala2008-08-10-5/+11
* mpc85xx: Update linker scripts for Freescale boardsKumar Gala2008-07-31-22/+15
* MPC8544DS: Add ATI Video card supportKumar Gala2008-07-14-0/+1
* MPC8544DS: Report board id, board version and fpga version.Kumar Gala2008-07-14-1/+4
* Remove LBC_CACHE_BASE from 8544 DSAndy Fleming2008-07-14-11/+3
* Fix some more print() format errors.Wolfgang Denk2008-07-11-1/+1
* Cleanup out-or-tree building for some boards (.depend)Wolfgang Denk2008-07-02-1/+1
* Change initdram() return type to phys_size_tBecky Bruce2008-06-12-1/+1
* 85xx/86xx: Move to dynamic mgmt of LAWsKumar Gala2008-06-11-8/+8
* 85xx: remove dummy board_early_init_fKumar Gala2008-06-11-5/+0
* 85xx: Remove unused and unconfigured memory test code.Kumar Gala2008-06-11-39/+0
* Big white-space cleanup.Wolfgang Denk2008-05-21-4/+4
* MPC8544DS: decode pcie3 end-point configuration correctly.Ed Swarthout2008-04-26-1/+1
* Remove all the search paths from the .lds files.Jason Wessel2008-04-17-1/+0
* 85xx: Add the concept of CFG_CCSRBAR_PHYSKumar Gala2008-03-26-1/+1
* Remove erroneous or extra spd.h #includers.Jon Loeliger2008-03-05-3/+1
* 85xx: Convert MPC8544 DS to new TLB setupKumar Gala2008-01-17-179/+100
* 85xx: convert MPC8544 DS over to use new LAW init codeKumar Gala2008-01-16-49/+43
* MPC8544DS: fix board Makefile for silent build (with -s)Wolfgang Denk2008-01-13-1/+1
* Fix linker scripts: add NOLOAD atribute to .bss/.sbss sectionsWolfgang Denk2008-01-12-1/+1
* Reworked FSL Book-E TLB macros to be more readableKumar Gala2008-01-09-65/+52
* Use standard LAWAR_TRGT_IF_* defines for LAW setup on 85xxKumar Gala2007-12-11-16/+9
* Stop using immap_t on 85xxKumar Gala2007-12-11-3/+2
generated by cgit v1.1 at 2024-11-10 10:59:15 +0000