| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
|
|
| |
Now the AMCC eval boards Yosemite (440EP) and Yellowstone (440GR)
share one config file and all board specific files. This way we
don't have to maintain two different sets of files for nearly
identical boards.
Signed-off-by: Stefan Roese <sr@denx.de>
|
|
|
|
| |
Signed-off-by: Stefan Roese <sr@denx.de>
|
|\
| |
| |
| | |
Some code cleanup.
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Now the board revision and the current PCI bus speed are printed after
the board message.
Also the EBC initialising is now done via defines in the board config
file.
Signed-off-by: Stefan Roese <sr@denx.de>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Now the board revision and the current PCI bus speed are printed after
the board message.
Also the EBC initialising is now done via defines in the board config
file.
Signed-off-by: Stefan Roese <sr@denx.de>
|
| |
| |
| |
| |
| |
| |
| | |
Now the board revision and the current PCI bus speed are printed after
the board message.
Signed-off-by: Stefan Roese <sr@denx.de>
|
| |
| |
| |
| |
| |
| |
| | |
This fix will make the MAL burst disabling patch for the Linux
EMAC driver obsolete.
Signed-off-by: Stefan Roese <sr@denx.de>
|
|/
|
|
|
|
|
|
|
|
| |
This code will optimize the DDR2 controller setup on a board specific
basis.
Note: This code doesn't work right now on the NAND booting image for the
Sequoia board, since it doesn't fit into the 4kBytes for the SPL image.
Signed-off-by: Stefan Roese <sr@denx.de>
|
|
|
|
|
|
|
| |
Now 32MByte and 64MByte FLASH is know to work and other
configurations should work too.
Signed-off-by: Stefan Roese <sr@denx.de>
|
|\ |
|
| | |
|
| |
| |
| |
| | |
Based on patch by Mike Frysinger, 20 Jun 2006
|
| | |
|
| |
| |
| |
| | |
Patch by Stefan Roese, 30 Sep 2006
|
| |
| |
| |
| | |
Patch by Stefan Roese, 23 Sep 2006
|
|/
|
|
| |
Patch by Stefan Roese, 07 Oct 2006
|
|
|
|
| |
Patch by Stefan Roese, 13 Sep 2006
|
|
|
|
| |
Patch by Stefan Roese, 12 Sep 2006
|
|
|
|
|
|
|
|
|
|
|
| |
- Add support for PPC440EPx & PPC440GRx
- Add support for PPC440EP(x)/GR(x) NAND controller
in cpu/ppc4xx directory
- Add NAND boot functionality for Sequoia board,
please see doc/README.nand-boot-ppc440 for details
- This Sequoia NAND image doesn't support environment
in NAND for now. This will be added in a short while.
Patch by Stefan Roese, 07 Sep 2006
|
|\ |
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Modifications are based on the linux kernel approach and
support two use cases:
1) Add O= to the make command line
'make O=/tmp/build all'
2) Set environement variable BUILD_DIR to point to the desired location
'export BUILD_DIR=/tmp/build'
'make'
The second approach can also be used with a MAKEALL script
'export BUILD_DIR=/tmp/build'
'./MAKEALL'
Command line 'O=' setting overrides BUILD_DIR environent variable.
When none of the above methods is used the local build is performed and
the object files are placed in the source directory.
|
| |
| |
| |
| | |
Patch by Tirumala R Marri, 26 Aug 2006
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Improved the memory DIMM detection for the Yucca 440SPe board for
the case where a memory DIMM is falsely detected as present.
This issue is seen on some AMCC Yucca 440SPe validation boards if
only one 512MB memory DIMM is installed, i.e. DIMM slot 0 is
populated and DIMM slot 1 is empty. In this case, U-Boot does
not correctly detect that there is only one DIMM memory module
installed and will falsely detect two DIMM memory modules are
present and therefore U-Boot will not calculate the correct amount
of total memory and u-boot will not booting up.
Patch by Adam Graham, 24 Aug 2006
|
|/ |
|
|\ |
|
| |
| |
| |
| | |
Patch by Stefan Roese, 07 Aug 2006
|
|\ \ |
|
| | | |
|
|\ \ \
| |/ /
| | /
| |/
|/| |
|
| | |
|
| |
| |
| |
| |
| |
| |
| | |
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
|
| |
| |
| |
| |
| | |
Please see doc/README.bamboo for details.
Patch by Stefan Roese, 27 Jul 2006
|
|/
|
|
|
|
|
|
| |
The TB5200 ("Tinybox") is a small baseboard for the TQM5200 module
integrated in a little aluminium case.
Patch by Martin Krause, 8 Jun 2006
Some code cleanup
|
| |
|
| |
|
|\ |
|
| | |
|
| |
| |
| |
| | |
Patch by Stefan Roese, 29 May 2006
|
|\ \ |
|
| | |
| | |
| | |
| | | |
Some more NAND cleanup and small fixes.
|
|/ / |
|
| | |
|
|/
|
|
|
|
|
| |
code and in SoC code). Boards using the old way have CFG_NAND_LEGACY and
BOARDLIBS = drivers/nand_legacy/libnand_legacy.a added. Build breakage for
NETTA.ERR and NETTA_ISDN - will go away when the new NAND support is
implemented for these boards.
|
|
|
|
|
|
|
|
| |
- Changed GPIO setup to enable another address line in order to
address 64M of FLASH.
- Added function sdram_tr1_set to auto calculate the tr1 value for
the DDR.
Patch by Steven Blakeslee, 12 Dec 2005
|
| |
|
|
|
|
| |
Patch by John Otken, 23 Nov 2005
|
|
|
|
| |
Patch by Stefan Roese, 27 Nov 2005
|
|
|
|
|
|
|
|
|
|
|
| |
On PPC44x platforms, the startup message generated in "cpu.c" only
comprised the ppc type and revision but not additional informations
like speed etc. Those speed infos where printed in the board specific
code. This new implementation now prints all CPU infos in the common
cpu specific code. No board specific code is needed anymore and
therefore removed from all current 44x implementations.
Patch by Stefan Roese, 27 Nov 2005
|
|
|
|
| |
Patch by Stefan Roese, 15 Nov 2005
|
|
|
|
| |
Patch by Stefan Roese, 05 Nov 2005
|