summaryrefslogtreecommitdiff
path: root/board/altera
Commit message (Expand)AuthorAgeLines
* arm: socfpga: Drop the board boilerplateMarek Vasut2015-12-20-112/+0
* arm: socfpga: cyclone5-socdk: Probe DWC2 UDC from OF instead of hard-coded dataMarek Vasut2015-12-20-2/+19
* arm: socfpga: arria5-socdk: Probe DWC2 UDC from OF instead of hard-coded dataMarek Vasut2015-12-20-2/+19
* arm: socfpga: cyclone5-socdk: Remove Micrel PHY configurationMarek Vasut2015-12-20-40/+0
* arm: socfpga: arria5-socdk: Remove Micrel PHY configurationMarek Vasut2015-12-20-40/+0
* usb: s3c-otg: Rename usb/s3c_udc.h to usb/dwc2_udc.hMarek Vasut2015-12-17-2/+2
* usb: s3c-otg: Rename s3c_udc_probe() functionMarek Vasut2015-12-17-2/+2
* usb: s3c-otg: Rename struct s3c_plat_otg_dataMarek Vasut2015-12-17-2/+2
* nios2: add 3c120 and 10m50 devboards MAINTAINERSThomas Chou2015-11-12-0/+13
* nios2: zap nios2-generic board dirThomas Chou2015-10-23-238/+0
* nios2: zap initdramThomas Chou2015-10-23-5/+0
* nios2: convert altera sysid to driver modelThomas Chou2015-10-23-1/+4
* nios2 : convert altera_pio to driver modelThomas Chou2015-10-23-12/+0
* nios2: move altera_pio_init to board_early_init_rThomas Chou2015-10-23-4/+9
* arm: socfpga: update MAINTAINERS' file for cyclone5_socdk and arria5_socdkDinh Nguyen2015-09-23-4/+4
* arm: socfpga: Fix ArriaV SoCDK PLL configMarek Vasut2015-08-23-13/+13
* arm: socfpga: Fix MAINTAINERS entry for CV/AV SoCDKMarek Vasut2015-08-23-9/+4
* arm: socfpga: Make the pinmux table const u8Marek Vasut2015-08-23-2/+2
* arm: socfpga: Switch to filtered QTS filesMarek Vasut2015-08-23-2952/+2538
* arm: socfpga: Remove AV-specific parts from CV-SoCDKMarek Vasut2015-08-23-1153/+0
* arm: socfpga: Remove CV-specific parts from AV-SoCDKMarek Vasut2015-08-23-1117/+0
* arm: socfpga: Split Altera socfpga into AV and CV SoCDKMarek Vasut2015-08-23-0/+2771
* arm: socfpga: Move wrappers into platform directoryMarek Vasut2015-08-23-539/+1
* ddr: altera: sequencer: add RW_MGR_MEM_NUMBER_OF_RANKSDinh Nguyen2015-08-08-0/+1
* ddr: altera: sequencer: Wrap misc remaining macrosMarek Vasut2015-08-08-0/+21
* ddr: altera: sequencer: Wrap IO_* macrosMarek Vasut2015-08-08-0/+23
* ddr: altera: sequencer: Wrap RW_MGR_* macrosMarek Vasut2015-08-08-0/+72
* ddr: altera: sequencer: Wrap ac_rom_init and inst_rom_initMarek Vasut2015-08-08-0/+15
* ddr: altera: sequencer: Move qts-generated files to board dirMarek Vasut2015-08-08-0/+601
* ddr: altera: sdram: Introduce socfpga_sdram_get_config()Marek Vasut2015-08-08-1/+187
* arm: socfpga: system: Clean up pinmux_config.cMarek Vasut2015-08-08-8/+36
* arm: socfpga: scan: Zap iocsr_scan_chain*_table()Marek Vasut2015-08-08-2/+43
* arm: socfpga: clock: Clean up pll_config.hMarek Vasut2015-08-08-1/+145
* arm: socfpga: Move sdram_config.h to board dirMarek Vasut2015-08-08-0/+100
* arm: socfpga: Move generated files into qts subdirMarek Vasut2015-08-08-1/+8
* ARM: socfpga: move board select into mach-socfpga/KconfigMasahiro Yamada2015-05-07-31/+0
* ARM: socfpga: do not add board directory to header search pathMasahiro Yamada2015-05-07-1/+1
* arm: socfpga: spl: update peripheral pll for dev kitDinh Nguyen2015-04-21-1/+1
* arm: socfpga: spl: Add s_init stubDinh Nguyen2015-04-21-0/+2
* arm: socfpga: fix uart0 pin mux configurationDinh Nguyen2015-04-21-2/+2
* arm: socfpga: Add Altera Arria V DK supportMarek Vasut2015-03-04-0/+928
* arm: socfpga: Zap board_early_init_f()Marek Vasut2015-03-04-8/+0
* arm: socfpga: Zap checkboard()Marek Vasut2015-03-04-9/+0
* arm: socfpga: Drop cyclone5 suffix from board file nameMarek Vasut2015-03-04-1/+1
* arm: socfpga: Sync Cyclone V DK PLL configurationMarek Vasut2015-03-04-23/+11
* arm: socfpga: Sync Cyclone V DK pinmux configurationMarek Vasut2015-03-04-101/+101
* arm: socfpga: Minor coding style fixMarek Vasut2015-03-04-4/+4
* arm: socfpga: board: Repair Micrel PHY tuningPavel Machek2014-12-16-6/+28
* arm: socfpga: set skew settings for ethernet phyDinh Nguyen2014-12-06-0/+16
* arm: socfpga: Add myself as maintainer for the SoCrates boardStefan Roese2014-12-06-0/+5
generated by cgit v1.1 at 2024-11-25 12:34:44 +0000