summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeLines
* armv8: caches: Added routine to set non cacheable regionSiva Durga Prasad Paladugu2015-07-31-10/+55
* Merge branch 'master' of git://git.denx.de/u-boot-tegraTom Rini2015-07-29-64/+3567
|\
| * T210: Add support for 64-bit T210-based P2571 boardTom Warren2015-07-28-0/+7
| * P2571: dts: Add DT file for Tegra210 P2571 boardTom Warren2015-07-28-1/+108
| * ARM: Tegra210: Add support to common Tegra source/config filesTom Warren2015-07-28-39/+453
| * ARM: Tegra210: Add SoC code/include files for T210Tom Warren2015-07-28-0/+2933
| * Tegra: Rework KConfig options to allow 64-bit builds (T210)Tom Warren2015-07-28-11/+18
| * Tegra210: Fix 64-bit build warning about save_boot_params_ret()Tom Warren2015-07-28-0/+2
| * ARM: tegra: Initialize timer earlierThierry Reding2015-07-28-6/+6
| * ARM: tegra: Use standard cache enable for 64-bitThierry Reding2015-07-28-1/+1
| * ARM: tegra: Restrict usable RAM to 32-bit on 64-bit SoCsThierry Reding2015-07-28-0/+16
| * armv8/cache: Fix page table creationThierry Reding2015-07-28-2/+2
| * arm64: Handle arbitrary CONFIG_SYS_MALLOC_F_LEN valuesThierry Reding2015-07-27-1/+2
| * ARM: tegra: Build warning fixes for 64-bitThierry Reding2015-07-27-3/+3
| * tegra124: Implement spl_was_boot_source()Simon Glass2015-07-27-0/+16
* | x86: Reserve PCIe ECAM address range in the E820 tableBin Meng2015-07-28-1/+20
* | x86: qemu: Turn on PCIe ECAM address range decoding on Q35Bin Meng2015-07-28-0/+8
* | x86: qemu: Enable writing MP tableBin Meng2015-07-28-3/+55
* | x86: Allow cpu-x86 driver to be probed for UPBin Meng2015-07-28-0/+9
* | x86: qemu: Enable I/O APIC chip select on PIIX3Bin Meng2015-07-28-2/+11
* | x86: mpspec: Move writing ISA interrupt entry after PCIBin Meng2015-07-28-5/+21
* | x86: mpspec: Allow platform to determine how PIRQ is connected to I/O APICBin Meng2015-07-28-7/+34
* | x86: Convert to use driver model pci on queensbay/crownbayBin Meng2015-07-28-53/+5
* | x86: pci: Do not assign irq 0 to pci deviceBin Meng2015-07-28-0/+2
* | x86: pci: Assign pci irqs to all functionsBin Meng2015-07-28-14/+19
* | x86: Enable DM RTC support for all x86 boardsBin Meng2015-07-28-9/+31
* | x86: Change pci option rom area MTRR setting to cacheableBin Meng2015-07-28-7/+22
* | x86: Simplify architecture defined exception handling in irq_llsr()Bin Meng2015-07-28-105/+46
* | x86: Display correct CS/EIP/EFLAGS when there is an error codeBin Meng2015-07-28-4/+65
* | Merge branch 'zynq' of git://www.denx.de/git/u-boot-microblazeTom Rini2015-07-28-62/+1238
|\ \
| * | ARM: zynqmp: Wire up SATA for the boardMichal Simek2015-07-28-0/+2
| * | ARM: zynqmp: Wire up ethernet controllersMichal Simek2015-07-28-0/+10
| * | ARM: zynq: Add support for zc770-xm011Michal Simek2015-07-28-0/+66
| * | ARM: zynq: DT: Update zc770 dtsesMichal Simek2015-07-28-12/+176
| * | ARM: zynq: DT: Add zc702 pushbuttons to DT as gpio-keysMichal Simek2015-07-28-0/+21
| * | ARM: zynq: DT: Add missing interrupt for L2 pl310Michal Simek2015-07-28-0/+1
| * | ARM: zynq: DT: Get rid of ps-clk-frequencyMichal Simek2015-07-28-1/+0
| * | ARM: zynq: DT: Update years in copyrightMichal Simek2015-07-28-1/+1
| * | ARM: zynq: DT: Sync zc702/zc706/zed/zybo DT with kernelMichal Simek2015-07-28-13/+715
| * | ARM: zynq: DT: Add reference to bus nodeMichal Simek2015-07-28-1/+1
| * | ARM: zynq: DT: Add pinctrl nodeMichal Simek2015-07-28-1/+7
| * | ARM: zynq: DT: Cleanup address-cells and size-cellsMichal Simek2015-07-28-1/+4
| * | ARM: zynq: DT: Clean up timer device tree nodesMichal Simek2015-07-28-2/+2
| * | ARM: zynq: DT: Use the zynq binding with macbMichal Simek2015-07-28-2/+2
| * | ARM: zynq: DT: Fix GEM register area sizeMichal Simek2015-07-28-2/+2
| * | spi: Fix zynq SPI bindingMichal Simek2015-07-28-2/+2
| * | ARM: zynq: DT: Remove 222 MHz OPPMichal Simek2015-07-28-1/+0
| * | ARM: zynq: DT: Migrate UART to Cadence bindingMichal Simek2015-07-28-4/+4
| * | ARM: zynq: DT: Add a fixed regulator for CPU voltageMichal Simek2015-07-28-0/+10
| * | ARM: zynq: DT: Add missing nodes to DTSIMichal Simek2015-07-28-0/+100
generated by cgit v1.1 at 2024-11-27 17:33:04 +0000