summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeLines
* powerpc/mpc85xx: Clear L1 D-cache lockYork Sun2013-05-24-0/+1
* SECURE BOOT - Removed deletion of TLB entries codeRuchika Gupta2013-05-24-17/+0
* powerpc/b4860qds: Add LAW Target ID and Create LAW entry for MapleShaveta Leekha2013-05-24-0/+2
* powerpc/B4: Merge B4420 and B4860 in config_mpc85xx.hPoonam Aggrwal2013-05-24-23/+11
* powerpc/mpc8xxx: Allow DDR overclockYork Sun2013-05-24-2/+0
* powerpc/chassis2: Change core numbering schemeYork Sun2013-05-24-58/+92
* powerpc/mpc8xxx: Add T1040 and variant SoCsYork Sun2013-05-24-0/+282
* powerpc/T4160: Merge T4160 and T4240 in config_mpc85xx.hYork Sun2013-05-24-32/+10
* Add e6500 L2 replacement policy selectionJames Yang2013-05-24-1/+11
* powerpc/mpc85xx: check if core is disabled for showing statusYork Sun2013-05-24-0/+2
* Enable L2 cache parity/ECC error checkingJames Yang2013-05-24-2/+2
* Merge branch 'master' of git://www.denx.de/git/u-boot-mpc85xxTom Rini2013-05-15-107/+376
|\
| * powerpc/mpc8xxx: Allow board file to override DDR address assignmentYork Sun2013-05-14-1/+6
| * powerpc/mpc85xx: Update workaround for DDR erratum A-004934York Sun2013-05-14-1/+1
| * T4/usb: move usb 2.0 utmi dual phy init code to cpu_init.cRoy Zang2013-05-14-0/+22
| * powerpc/85xx: fix build error introduced by serdes_get_prtclShengzhou Liu2013-05-14-1/+0
| * t4240qds/eth: fixup ethernet for t4240qdsShengzhou Liu2013-05-14-0/+1
| * powerpc/85xx: add missing QMAN frequency calculationShaohui Xie2013-05-14-0/+4
| * powerpc/mpc85xx: Add T4160 SoCYork Sun2013-05-14-2/+172
| * powerpc/t4240: Fix SerDes protocol arrays with const prefixYork Sun2013-05-14-7/+7
| * powerpc/mpc85xx: Fix PIR parsing for chassis2York Sun2013-05-14-3/+3
| * powerpc/corenet2: Print SerDes protocol in decimalYork Sun2013-05-14-1/+1
| * T4/USB: Add USB 2.0 UTMI dual phy supportRoy Zang2013-05-14-2/+42
| * powerpc/mpc85xx: Fix portal setupYork Sun2013-05-14-14/+22
| * powerpc/mpc8xxx: Fix DDR 3-way interleavingYork Sun2013-05-14-8/+11
| * T4/SerDes: correct the SATA indexRoy Zang2013-05-14-2/+2
| * e6500: Move L1 enablement after L2 enablementAndy Fleming2013-05-14-47/+47
| * powerpc/mpc85xx: Update corenet global utility block registersYork Sun2013-05-14-11/+10
| * powerpc/mpc85xx: Add definitions for HDBCR registersAndy Fleming2013-05-14-8/+18
| * powerpc/B4860: Corrected FMAN1 operating frequency print at u-bootSandeep Singh2013-05-14-0/+8
* | Power: remove support for Freescale MPC8220Wolfgang Denk2013-05-15-6061/+0
* | sparc: Use image_setup_linux() instead of local codeSimon Glass2013-05-14-10/+7
* | m68k: Use image_setup_linux() instead of local codeSimon Glass2013-05-14-12/+3
* | powerpc: Use image_setup_linux() instead of local codeSimon Glass2013-05-14-83/+1
* | arm: Use image_setup_linux() instead of local codeSimon Glass2013-05-14-56/+54
* | arm: Refactor bootm to reduce #ifdefsSimon Glass2013-05-14-68/+72
* | Merge branch 'master' of git://git.denx.de/u-boot-blackfin into powerpc-eldk5...Tom Rini2013-05-14-702/+290
|\ \ | |/ |/|
| * bfin: Move gpio support for bf54x and bf60x into the generic driver folder.Sonic Zhang2013-05-13-183/+31
| * blackfin: Add comments for watchdog event initialization.Sonic Zhang2013-05-13-2/+10
| * blackfin: Move blackfin serial driver out of blackfin arch folder.Sonic Zhang2013-05-13-419/+4
| * blackfin: Move blackfin watchdog driver out of the blackfin arch folder.Sonic Zhang2013-05-13-35/+24
| * bf609: add SPI register base addressScott Jiang2013-05-13-0/+3
| * blackfin: Uart divisor should be set after their values are generated.Sonic Zhang2013-05-13-2/+5
| * blackfin: Add memory virtual console to blackfin serial driver.Sonic Zhang2013-05-13-1/+59
| * blackfin: Enable early print via the generic serial API.Sonic Zhang2013-05-13-52/+29
| * blackfin: bf609: add softswitch config commandBob Liu2013-05-13-0/+18
| * blackfin: Correct early serial mess output in BYPASS boot mode.Sonic Zhang2013-05-13-3/+27
| * blackfin: Set correct early debug serial baudrate.Sonic Zhang2013-05-13-88/+123
| * blackfin: run core1 from L1 code sram start address in uboot init code on core 0Sonic Zhang2013-05-13-0/+34
| * blackfin: add baudrate to bdinfoBob Liu2013-05-13-0/+2