summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeLines
* am33xx: Enable UART{1,2,3,4,5} clocksAndrew Bradford2012-10-25-0/+35
* am33xx/ddr_defs.h: rename DDR2/DDR3 defines to their actual part numbersPeter Korsgaard2012-10-25-32/+32
* am33xx: support board specific ddr settingsPeter Korsgaard2012-10-25-104/+15
* am33xx: move generic parts of pinmux handling out from board/ti/am335xPeter Korsgaard2012-10-25-0/+295
* am33xx/board: use cpu_mmc_init() for default mmc initializationPeter Korsgaard2012-10-25-2/+2
* am33xx: move ti i2c baseboard header handling to board/ti/am335x/Peter Korsgaard2012-10-25-288/+0
* am33xx/board.c: make wdtimer/uart_base staticPeter Korsgaard2012-10-25-2/+4
* am33xx: Add SPI SPL as an optionTom Rini2012-10-25-0/+2
* VIDEO: add macro to set LCD size for DSS driverStefano Babic2012-10-25-0/+1
* am335x: Enable RTC 32K OSC clockVaibhav Hiremath2012-10-25-1/+45
* am33xx: Enable DDR3 for DDR3 version of beagleboneJoel A Fernandes2012-10-23-2/+7
* arm: fdt: Relocate fdt along with other dataSimon Glass2012-10-19-0/+22
* dm: Move s3c24xx USB driver to a proper placeMarek Vasut2012-10-18-2240/+0
* dm: wdt: arm: Move tnetv107x into drivers/watchdog/Marek Vasut2012-10-18-181/+1
* Remove lh7a40x cpu and serial driverAlbert ARIBAUD2012-10-16-916/+0
* Merge branch 'agust@denx.de-next' of git://git.denx.de/u-boot-stagingTom Rini2012-10-15-0/+3
|\
| * bootstage: Store boot timings in device treeSimon Glass2012-10-02-0/+3
* | mx25: Clean up lowlevel_initBenoît Thébaudeau2012-10-15-22/+65
* | mx31: Fix PDR0_CSI_PODFBenoît Thébaudeau2012-10-15-2/+4
* | mx35: Define MAX and AIPS registersBenoît Thébaudeau2012-10-15-1/+84
* | mx31: Add more CCM access macrosBenoît Thébaudeau2012-10-15-0/+10
* | mx5: Optimize lowlevel_init code sizeBenoît Thébaudeau2012-10-15-53/+59
* | mx25: Fix eSDHC supportBenoît Thébaudeau2012-10-15-9/+10
* | mx25: Define cpu_eth_init() only if neededBenoît Thébaudeau2012-10-15-4/+6
* | mx25: Clean up clocks APIBenoît Thébaudeau2012-10-15-9/+6
* | mx25 clocks: Fix MXC_FEC_CLKBenoît Thébaudeau2012-10-15-3/+2
* | mx25: Define more standard clocksBenoît Thébaudeau2012-10-15-0/+15
* | mx25: Clean up clock calculationsBenoît Thébaudeau2012-10-15-4/+4
* | mx25: Fix decode_pllBenoît Thébaudeau2012-10-15-3/+6
* | mx5/6 clocks: Fix SDHC clocksBenoît Thébaudeau2012-10-15-1/+67
* | mx51: Fix I2C clock ID checkBenoît Thébaudeau2012-10-15-1/+5
* | mx5 clocks: Fix MXC_FEC_CLKBenoît Thébaudeau2012-10-15-3/+2
* | mx5 clocks: Simplify imx_get_cspiclk()Benoît Thébaudeau2012-10-15-20/+3
* | mx5 clocks: Fix get_uart_clk()Benoît Thébaudeau2012-10-15-12/+24
* | mx5 clocks: Fix get_ipg_per_clk()Benoît Thébaudeau2012-10-15-3/+7
* | mx5 clocks: Fix get_periph_clk()Benoît Thébaudeau2012-10-15-20/+22
* | mx5 clocks: Fix get_lp_apm()Benoît Thébaudeau2012-10-15-1/+38
* | mx5 clocks: Add and use CCSR definitionsBenoît Thébaudeau2012-10-15-11/+46
* | mx51: Fix USB PHY clocksBenoît Thébaudeau2012-10-15-8/+20
* | mx5: Fix clock gate valuesBenoît Thébaudeau2012-10-15-12/+18
* | mx5: Use explicit clock gate namesBenoît Thébaudeau2012-10-15-11/+283
* | mx5 clocks: CleanupBenoît Thébaudeau2012-10-15-152/+184
* | mx5/6: Define default SoC input clock frequenciesBenoît Thébaudeau2012-10-15-42/+63
* | imx: Use MXC_I2C_CLK in imx i2c driverMatthias Weisser2012-10-15-0/+8
* | mx25: add CPU revision 1.2Eric Benard2012-10-15-0/+4
* | i.MX6: get rid of redundant struct src_regs (dupe of struct src)Eric Nelson2012-10-15-22/+1
* | i.MX6: define struct iomuxc and IOMUX_GPR2 register bitfieldsEric Nelson2012-10-15-0/+73
* | i.MX6: Add ANATOP_PFD_480 bitfield constantsEric Nelson2012-10-15-0/+24
* | i.MX6: define IOMUX_GPR3 register bitfieldsEric Nelson2012-10-15-0/+48
* | i.MX6: define bitfields for CHSCCDR registerEric Nelson2012-10-15-0/+4
generated by cgit v1.1 at 2024-12-27 16:32:51 +0000