summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeLines
...
* | sunxi: video: Add hdmi supportHans de Goede2015-01-14-10/+23
* | sunxi: video: Add DDC & EDID supportHans de Goede2015-01-14-0/+85
* | sunxi: Fix PLL1 running at half speed on sun8iHans de Goede2015-01-14-3/+7
* | sunxi: Fix buggy sun6i/sun8i DRAM size detection logicSiarhei Siamashka2015-01-14-18/+6
* | sun8i: Add dram initialization supportHans de Goede2015-01-14-1/+621
* | sunxi: Use memcmp for mctl_mem_matchesHans de Goede2015-01-14-9/+3
* | sunxi: Fill memory before comparing it when doing dram init on sun6iHans de Goede2015-01-14-14/+30
* | sunxi: Move await_completion dram helper to dram.hHans de Goede2015-01-14-37/+25
* | sun6i: clock_set_pll5: Calculate k and m rather then hardcoding themHans de Goede2015-01-14-2/+7
* | sun6i: Add a sigma_delta_enable paramter to clock_set_pll5()Hans de Goede2015-01-14-4/+13
* | sunxi: axp221: Add axp223 supportHans de Goede2015-01-14-1/+1
* | sunxi: Add support for the rsb (Reduced Serial Bus)Hans de Goede2015-01-14-1/+219
* | sun6i: s/SUNXI_*P2WI*/SUN6I_*P2WI*/Hans de Goede2015-01-14-10/+10
* | sunxi: Align PSCI stack calculation to commentJan Kiszka2015-01-14-1/+1
* | sunxi: Add sunxi_get_sid helper functionHans de Goede2015-01-14-0/+20
* | sunxi: mmc: Properly setup mod-clk and clock sampling phasesHans de Goede2015-01-14-9/+15
* | sun6i: dram: Do not try to initialize a second dram chan on A31sHans de Goede2015-01-14-7/+15
* | sun6i: Add sunxi_get_ss_bonding_id() functionHans de Goede2015-01-14-2/+45
* | sun6i: Make dram clk and zq value Kconfig optionsHans de Goede2015-01-14-7/+5
* | Merge git://git.denx.de/u-boot-x86Tom Rini2015-01-13-583/+980
|\ \
| * | x86: coreboot: Configure pci memory regionsBin Meng2015-01-13-2/+28
| * | x86: Make chromebook_link the default board for corebootBin Meng2015-01-13-219/+217
| * | x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-13-0/+17
| * | x86: Hide ROM chip size when CONFIG_X86_RESET_VECTOR is not selectedBin Meng2015-01-13-0/+2
| * | x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to KconfigBin Meng2015-01-13-0/+9
| * | x86: Allow a hardcoded TSC frequency provided by KconfigBin Meng2015-01-13-2/+26
| * | x86: coreboot: Set up timer base correctlyBin Meng2015-01-13-13/+20
| * | x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-13-44/+14
| * | x86: Add an 'mtrr' command to list and adjust MTRRsSimon Glass2015-01-13-0/+139
| * | x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-13/+40
| * | x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-13-0/+8
| * | x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-13-0/+46
| * | x86: Commit the current MTRRs before relocationSimon Glass2015-01-13-0/+8
| * | x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-13-0/+10
| * | x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-13-0/+7
| * | x86: Add support for MTRRsSimon Glass2015-01-13-101/+187
| * | x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-13-25/+0
| * | x86: Tidy up VESA mode numbersSimon Glass2015-01-13-4/+7
| * | x86: Use cache, don't clear the display in video BIOSSimon Glass2015-01-13-3/+2
| * | x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-13-1/+8
| * | x86: Drop RAMTOP KconfigSimon Glass2015-01-13-12/+0
| * | x86: Correct XIP_ROM_SIZESimon Glass2015-01-13-1/+1
| * | x86: crownbay: Add pci devices in the dts fileBin Meng2015-01-13-0/+81
| * | x86: Use ePAPR defined properties for x86-uartBin Meng2015-01-13-3/+2
| * | x86: Simplify the fsp hob access functionsBin Meng2015-01-12-100/+101
| * | pci: Make pci apis usable before relocationBin Meng2015-01-12-6/+5
| * | x86: Support pci bus scan in the early phaseBin Meng2015-01-12-0/+1
| * | x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng2015-01-12-0/+2
| * | x86: Clean up the board dts filesBin Meng2015-01-12-24/+7
| * | x86: Rename coreboot.dsti to serial.dtsiBin Meng2015-01-12-2/+2
generated by cgit v1.1 at 2024-11-18 00:48:13 +0000