summaryrefslogtreecommitdiff
path: root/arch
Commit message (Expand)AuthorAgeLines
* ARM: OMAP4/5: Move USB clocks to essential group.SRICHARAN R2012-07-07-9/+7
* ARM: OMAP4/5: Move gpmc clocks to essential group.SRICHARAN R2012-07-07-2/+2
* ARM: OMAP4+: Move external phy initialisations to arch specific place.SRICHARAN R2012-07-07-27/+39
* omap4: Use a smaller M,N couple for IVA DPLLSebastien Jan2012-07-07-1/+1
* omap: am33xx: accomodate input clocks other than 24 MhzSteve Sakoman2012-07-07-5/+5
* omap: emif: fix bug in manufacturer code testSteve Sakoman2012-07-07-1/+1
* omap: emif: deal with rams that return duplicate mr data on all byte lanesSteve Sakoman2012-07-07-1/+6
* OMAP4+: Force DDR in self-refresh after warm resetLokesh Vutla2012-07-07-0/+27
* OMAP4+: Handle sdram init after warm resetLokesh Vutla2012-07-07-4/+6
* ARM: OMAP3+: Detect reset typeLokesh Vutla2012-07-07-0/+16
* arm: bugfix: Move vector table before jumping relocated codeTetsuyuki Kobayashi2012-07-07-0/+12
* arm/kirkwood: protect the ENV_SPI #definesValentin Longchamp2012-07-07-3/+9
* kw_spi: support spi_claim/release_bus functionsValentin Longchamp2012-07-07-0/+11
* kirkwood: add save functionality kirkwood_mpp_conf functionValentin Longchamp2012-07-07-2/+10
* ATMEL/PIO: Enable new feature of PIO on Atmel deviceBo Shen2012-07-07-1/+44
* i.MX6 USDHC: Use the ESDHC clockMichael Langer2012-07-07-0/+4
* i.MX28: Add function to adjust memory parametersMarek Vasut2012-07-07-0/+8
* MX28: Fix a typo in mx28_reg_8 macroOtavio Salvador2012-07-07-1/+1
* mx53: Fix mask for SATA reference clockFabio Estevam2012-07-07-1/+1
* i.mx: i.mx6x: NO_MUX_I/NO_PAD_I not set correctlyJason Liu2012-07-07-2/+2
* EXYNOS5: PINMUX: Added default pinumx settingsRajeshwari Shinde2012-07-07-1/+326
* Exynos: fix cpuinfo and cpu detectingMinkyu Kang2012-07-07-16/+37
* ARM: OMAP4: Correct the lpddr2 io settings register value.SRICHARAN R2012-07-07-1/+1
* OMAP5: Change voltages for omap5432Lokesh Vutla2012-07-07-10/+31
* OMAP5: DPLL core lock for OMAP5432Lokesh Vutla2012-07-07-6/+25
* OMAP5: EMIF: Add support for DDR3 deviceLokesh Vutla2012-07-07-4/+166
* OMAP5: ADD precalculated timings for ddr3Lokesh Vutla2012-07-07-1/+55
* OMAP5: Configure the io settings for omap5432 uevm boardLokesh Vutla2012-07-07-20/+93
* OMAP5: ADD chip detection for OMAP5432 SOCLokesh Vutla2012-07-07-2/+12
* OMAP5: Adding correct Control id code for OMAP5430Lokesh Vutla2012-07-07-1/+1
* am33xx: Fix i2c sampling rate typoTom Rini2012-07-07-1/+1
* am33xx: Fill in more cm_wkuppll / cm_perpllTom Rini2012-07-07-10/+30
* am335x: Correct i2c sysc offsetTom Rini2012-07-07-3/+3
* DaVinci: fix ddr2 vtp i/o calibrationTroy Kisky2012-07-07-4/+3
* ARM: OMAP5: Correct the DRAM_ADDR_SPACE_END macro.SRICHARAN R2012-07-07-1/+1
* ARM: OMAP5: Align memory used for testing to the power of 2SRICHARAN R2012-07-07-0/+3
* ARM: OMAP5: dmm: Create a tiler trap section.SRICHARAN R2012-07-07-3/+3
* ARM: OMAP4+: dmm: Take care of overlapping dmm and trap sections.SRICHARAN R2012-07-07-2/+18
* am33xx: Do not call init_timer twiceTom Rini2012-07-07-16/+16
* arm: Tegra: Use ODMDATA from BCT in IRAMTom Warren2012-07-07-1/+25
* gpio: tegra2: rename tegra2_gpio.* to tegra_gpio.*Tom Warren2012-07-07-3/+4
* spi: tegra2: rename tegra2_spi.* to tegra_spi.*Tom Warren2012-07-07-5/+4
* tegra: override compiler flags for low level init codeamartin@nvidia.com2012-07-07-2/+5
* tegra: Correct PLL access in ap20.c and clock.cSimon Glass2012-07-07-6/+9
* tegra: add SDMMC1 on SDIO1 funcmux entryStephen Warren2012-07-07-0/+8
* tegra: add SDIO1 funcmux entry for UARTALucas Stach2012-07-07-0/+8
* tegra: sync SDIO1 pingroup enum name with TRMLucas Stach2012-07-07-1/+1
* tegra: add UART1 on GPU funcmux entryStephen Warren2012-07-07-1/+9
* tegra: add alternate UART1 funcmux entryStephen Warren2012-07-07-2/+26
* spi: Tegra2: Seaboard: fix UART corruption during SPI transactionsTom Warren2012-07-07-2/+2
generated by cgit v1.1 at 2024-12-28 02:52:55 +0000