Commit message (Collapse) | Author | Age | Lines | |
---|---|---|---|---|
* | arch, board: squash lines for immediate return | Masahiro Yamada | 2016-09-23 | -4/+1 |
| | | | | | | | | Remove unneeded variables and assignments. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Reviewed-by: Minkyu Kang <mk7.kang@samsung.com> Reviewed-by: Angelo Dureghello <angelo@sysam.it> | |||
* | xtensa: add support for the xtensa processor architecture [2/2] | Chris Zankel | 2016-08-15 | -0/+121 |
The Xtensa processor architecture is a configurable, extensible, and synthesizable 32-bit RISC processor core provided by Tensilica, inc. This is the second part of the basic architecture port, adding the 'arch/xtensa' directory and a readme file. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com> |