summaryrefslogtreecommitdiff
path: root/arch/x86
Commit message (Expand)AuthorAgeLines
...
* x86: baytrail: Save mrc cache to spi flashBin Meng2015-10-21-0/+19
* x86: fsp: Pass mrc cache to fsp_init() and save it to gd after fsp_init()Bin Meng2015-10-21-1/+35
* x86: Use struct mrc_region to describe a mrc regionBin Meng2015-10-21-15/+27
* x86: ivybridge: Use APIs provided in the mrccache libBin Meng2015-10-21-108/+4
* x86: Add more common routines to manipulate mrc cacheBin Meng2015-10-21-0/+140
* x86: Add various minor tidy-ups in mrccache codesBin Meng2015-10-21-18/+16
* x86: Do sanity test on the cache record in mrccache_update()Bin Meng2015-10-21-1/+4
* x86: Move mrccache.[c|h] to a common placeBin Meng2015-10-21-4/+3
* x86: Add ENABLE_MRC_CACHE Kconfig optionBin Meng2015-10-21-0/+8
* x86: fsp: Add a hdr sub-command to show header informationBin Meng2015-10-21-1/+31
* x86: fsp: Make hob command a sub-command to fspBin Meng2015-10-21-7/+28
* x86: fsp: Print GUID whenever applicable in the hob command outputBin Meng2015-10-21-3/+19
* x86: fsp: Compact the output of hob commandBin Meng2015-10-21-14/+14
* x86: Add SMBIOS table supportBin Meng2015-10-21-0/+522
* x86: Move install_e820_map() out of zimage.cBin Meng2015-10-21-29/+41
* x86: Initialize GDT entry 1 to be the 32-bit CS as wellBin Meng2015-10-21-1/+6
* x86: Allow disabling IGD on Intel QueensbayBin Meng2015-10-21-0/+32
* x86: ivybridge: Remove the dead codes that programs pci bridgeBin Meng2015-10-21-32/+0
* x86: fsp: Report correct number of E820 table entriesBin Meng2015-09-28-1/+2
* x86: quark: Configure MTRR to enable cacheBin Meng2015-09-16-0/+111
* x86: galileo: Add PCIe root port IRQ routingBin Meng2015-09-16-0/+12
* x86: quark: Initialize thermal sensor properlyBin Meng2015-09-16-0/+54
* x86: quark: Lock HMBOUND register before jumping to kernelBin Meng2015-09-16-0/+4
* x86: quark: Convert to use clrbits, setbits, clrsetbits macrosBin Meng2015-09-16-51/+21
* x86: quark: Add clrbits, setbits, clrsetbits macros for message port accessBin Meng2015-09-16-0/+31
* x86: quark: Add PCIe/USB static register programming after memory initBin Meng2015-09-16-0/+86
* x86: Convert to use driver model eth on quark/galileoBin Meng2015-09-16-19/+0
* x86: quark: Add USB PHY initialization supportBin Meng2015-09-09-0/+49
* x86: Convert to use driver model pci on quark/galileoBin Meng2015-09-09-78/+6
* x86: Enable PCIe controller on quark/galileoBin Meng2015-09-09-0/+105
* x86: quark: Avoid chicken and egg problemBin Meng2015-09-09-15/+15
* x86: quark: Optimize MRC execution timeBin Meng2015-09-09-22/+57
* x86: coreboot: Convert to use more dm driversBin Meng2015-09-09-6/+0
* x86: panther: Add PCI and video configurationSimon Glass2015-09-09-0/+10
* exynos: x86: dts: Add tpm nodes to the device tree for Chrome OS devicesSimon Glass2015-08-31-0/+10
* x86: crownbay: Support Topcliff integrated pci uart devices with driver modelBin Meng2015-08-26-5/+10
* x86: crownbay: Enable on-board SMSC superio keyboard controllerBin Meng2015-08-26-1/+1
* x86: minnowmax: Correct pad-offset value for host_en1Simon Glass2015-08-26-1/+1
* x86: minnowmax: Add access to GPIOs E0, E1, E2Simon Glass2015-08-26-0/+27
* x86: Add DSDT table for supporting ACPI on QEMUSaket Sinha2015-08-26-1/+712
* x86: Add ACPI table support to QEMUSaket Sinha2015-08-26-0/+177
* x86: Generate a valid ACPI tableSaket Sinha2015-08-26-0/+844
* x86: superio: Add keyboard controller support to smsc_lpc47m driverBin Meng2015-08-26-0/+3
* x86: baytrail: Remove the fsp_init_phase_pci() callBin Meng2015-08-26-7/+1
* x86: queensbay: Move unprotect_spi_flash() to arch_misc_init()Bin Meng2015-08-26-2/+2
* x86: fsp: Add comments about U-Boot entering start.S twiceBin Meng2015-08-26-4/+6
* x86: fsp: Enlarge the size of malloc() pool before relocationBin Meng2015-08-26-1/+30
* x86: baytrail: Support multiple microcode copiesBin Meng2015-08-26-0/+9
* x86: baytrail: Add microcode for BayTrail-I D0 steppingBin Meng2015-08-26-0/+3284
* x86: kconfig: Hide "System tables" for corebootBin Meng2015-08-26-1/+1