summaryrefslogtreecommitdiff
path: root/arch/x86
Commit message (Expand)AuthorAgeLines
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-13-2/+28
* x86: Make chromebook_link the default board for corebootBin Meng2015-01-13-219/+217
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-13-0/+17
* x86: Hide ROM chip size when CONFIG_X86_RESET_VECTOR is not selectedBin Meng2015-01-13-0/+2
* x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to KconfigBin Meng2015-01-13-0/+9
* x86: Allow a hardcoded TSC frequency provided by KconfigBin Meng2015-01-13-2/+26
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-13-13/+20
* x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-13-44/+14
* x86: Add an 'mtrr' command to list and adjust MTRRsSimon Glass2015-01-13-0/+139
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-13/+40
* x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-13-0/+8
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-13-0/+46
* x86: Commit the current MTRRs before relocationSimon Glass2015-01-13-0/+8
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-13-0/+10
* x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-13-0/+7
* x86: Add support for MTRRsSimon Glass2015-01-13-101/+187
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-13-25/+0
* x86: Tidy up VESA mode numbersSimon Glass2015-01-13-4/+7
* x86: Use cache, don't clear the display in video BIOSSimon Glass2015-01-13-3/+2
* x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-13-1/+8
* x86: Drop RAMTOP KconfigSimon Glass2015-01-13-12/+0
* x86: Correct XIP_ROM_SIZESimon Glass2015-01-13-1/+1
* x86: crownbay: Add pci devices in the dts fileBin Meng2015-01-13-0/+81
* x86: Use ePAPR defined properties for x86-uartBin Meng2015-01-13-3/+2
* x86: Simplify the fsp hob access functionsBin Meng2015-01-12-100/+101
* pci: Make pci apis usable before relocationBin Meng2015-01-12-6/+5
* x86: Support pci bus scan in the early phaseBin Meng2015-01-12-0/+1
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng2015-01-12-0/+2
* x86: Clean up the board dts filesBin Meng2015-01-12-24/+7
* x86: Rename coreboot.dsti to serial.dtsiBin Meng2015-01-12-2/+2
* x86: Remove alex.dts in arch/x86/dtsBin Meng2015-01-12-25/+0
* x86: Clean up the FSP support codesBin Meng2014-12-18-290/+279
* x86: Rename coreboot-serial to x86-serialBin Meng2014-12-18-1/+1
* x86: crownbay: Add SDHCI supportBin Meng2014-12-18-1/+48
* x86: crownbay: Add SPI flash supportBin Meng2014-12-18-1/+40
* x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng2014-12-18-5/+5
* x86: Add queensbay and crownbay Kconfig filesBin Meng2014-12-18-0/+92
* x86: Enable the queensbay cpu directory buildBin Meng2014-12-18-0/+1
* x86: ich6-gpio: Add Intel Tunnel Creek GPIO supportBin Meng2014-12-18-2/+15
* x86: Convert microcode format to device-tree-onlySimon Glass2014-12-18-7/+11
* x86: Add basic support to queensbay platform and crownbay boardBin Meng2014-12-18-0/+326
* x86: Integrate Tunnel Creek processor microcodeBin Meng2014-12-18-0/+368
* x86: Correct problems in the microcode loadingSimon Glass2014-12-18-10/+15
* x86: ivybridge: Update the microcodeSimon Glass2014-12-18-1374/+1504
* x86: Move microcode updates into a separate directorySimon Glass2014-12-18-2/+2
* x86: move arch-specific asmlinkage to <asm/linkage.h>Masahiro Yamada2014-12-15-1/+11
* x86: Add a simple command to show FSP HOB informationBin Meng2014-12-13-0/+68
* x86: Support Intel FSP initialization path in start.SBin Meng2014-12-13-0/+20
* x86: Add post failure codes for bist and carBin Meng2014-12-13-0/+3
* x86: queensbay: Adapt FSP support codesBin Meng2014-12-13-18/+28
generated by cgit v1.1 at 2024-07-07 19:43:29 +0000