summaryrefslogtreecommitdiff
path: root/arch/x86
Commit message (Expand)AuthorAgeLines
* x86: Allow a UART to be set up before the FSP is readySimon Glass2015-02-06-0/+7
* x86: Allow FSP Kconfig settings for all x86Simon Glass2015-02-06-38/+38
* x86: Remove unnecessary casts and fix comment typosSimon Glass2015-02-06-5/+5
* x86: mmc: Move common FSP functions into a common fileSimon Glass2015-02-06-72/+59
* x86: Make CAR and DRAM FSP code commonSimon Glass2015-02-05-1/+3
* x86: Adjust the FSP types slightlySimon Glass2015-02-05-7/+9
* x86: Move common FSP code into a common locationSimon Glass2015-02-05-8/+16
* x86: video: Allow video ROM execution to fall back to the other methodSimon Glass2015-02-05-1/+2
* x86: Rename MMCONF_BASE_ADDRESS and make it common across x86Simon Glass2015-02-05-2/+16
* x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass2015-01-24-28/+0
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-24-0/+5
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+464
* x86: dts: Add SPI flash MRC details for chromebook_linkSimon Glass2015-01-24-1/+14
* x86: Use ipchecksum from net/Simon Glass2015-01-24-97/+4
* x86: Fix various code format issues in start16.SBin Meng2015-01-23-10/+10
* x86: Test mtrr support flag before accessing mtrr msrBin Meng2015-01-23-2/+19
* x86: Save mtrr support flag in global dataBin Meng2015-01-23-6/+14
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.cBin Meng2015-01-23-0/+2
* x86: Fix out of bounds irq handlers accessSebastien Ronsse2015-01-23-1/+1
* x86: Support ROMs on other archsSimon Glass2015-01-23-0/+2
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-13-2/+28
* x86: Make chromebook_link the default board for corebootBin Meng2015-01-13-219/+217
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-13-0/+17
* x86: Hide ROM chip size when CONFIG_X86_RESET_VECTOR is not selectedBin Meng2015-01-13-0/+2
* x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to KconfigBin Meng2015-01-13-0/+9
* x86: Allow a hardcoded TSC frequency provided by KconfigBin Meng2015-01-13-2/+26
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-13-13/+20
* x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-13-44/+14
* x86: Add an 'mtrr' command to list and adjust MTRRsSimon Glass2015-01-13-0/+139
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-13/+40
* x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-13-0/+8
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-13-0/+46
* x86: Commit the current MTRRs before relocationSimon Glass2015-01-13-0/+8
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-13-0/+10
* x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-13-0/+7
* x86: Add support for MTRRsSimon Glass2015-01-13-101/+187
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-13-25/+0
* x86: Tidy up VESA mode numbersSimon Glass2015-01-13-4/+7
* x86: Use cache, don't clear the display in video BIOSSimon Glass2015-01-13-3/+2
* x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-13-1/+8
* x86: Drop RAMTOP KconfigSimon Glass2015-01-13-12/+0
* x86: Correct XIP_ROM_SIZESimon Glass2015-01-13-1/+1
* x86: crownbay: Add pci devices in the dts fileBin Meng2015-01-13-0/+81
* x86: Use ePAPR defined properties for x86-uartBin Meng2015-01-13-3/+2
* x86: Simplify the fsp hob access functionsBin Meng2015-01-12-100/+101
* pci: Make pci apis usable before relocationBin Meng2015-01-12-6/+5
* x86: Support pci bus scan in the early phaseBin Meng2015-01-12-0/+1
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng2015-01-12-0/+2
* x86: Clean up the board dts filesBin Meng2015-01-12-24/+7
* x86: Rename coreboot.dsti to serial.dtsiBin Meng2015-01-12-2/+2
generated by cgit v1.1 at 2024-09-18 19:26:23 +0000