summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/arch-ivybridge
Commit message (Expand)AuthorAgeLines
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+51
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-0/+6
* x86: move arch-specific asmlinkage to <asm/linkage.h>Masahiro Yamada2014-12-15-0/+2
* x86: ich6-gpio: Move setup_pch_gpios() to board support codesBin Meng2014-12-13-0/+3
* x86: Add initial video device init for Intel GMASimon Glass2014-11-25-0/+2
* x86: ivybridge: Add northbridge init functionsSimon Glass2014-11-25-1/+16
* x86: Add init for model 206AX CPUSimon Glass2014-11-25-0/+3
* x86: ivybridge: Set up XHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Set up EHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add SATA initSimon Glass2014-11-25-0/+60
* x86: ivybridge: Add PCH initSimon Glass2014-11-25-0/+49
* x86: ivybridge: Add support for BD82x6x PCHSimon Glass2014-11-25-0/+27
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-21-0/+592
* x86: ivybridge: Add support for early GPIO initSimon Glass2014-11-21-0/+16
* x86: ivybridge: Add early init for PCH devicesSimon Glass2014-11-21-1/+227
* x86: ivybridge: Perform Intel microcode update on bootSimon Glass2014-11-21-0/+20
* x86: ivybridge: Perform initial CPU setupSimon Glass2014-11-21-0/+142
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-21-0/+48
* x86: Add chromebook_link boardSimon Glass2014-11-21-0/+10
generated by cgit v1.1 at 2024-11-02 00:46:05 +0000