summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeLines
...
* x86: ivybridge: Move LPC and PCH init into northbridge probe()Simon Glass2016-01-24-23/+24
* x86: ivybridge: Move northbridge init into the probe() methodSimon Glass2016-01-24-14/+21
* x86: ivybridge: Add a driver for the bd82x6x northbridgeSimon Glass2016-01-24-0/+18
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-24-2/+10
* x86: ivybridge: Move more init to the probe() functionSimon Glass2016-01-24-43/+43
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-24-16/+25
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-24-1/+14
* dm: x86: Drop the weak cpu_irq_init() functionSimon Glass2016-01-24-7/+0
* dm: x86: queensbay: Add an interrupt driverSimon Glass2016-01-24-38/+66
* dm: x86: quark: Add an interrupt driverSimon Glass2016-01-24-26/+50
* x86: Use the IRQ device when setting up the mptableSimon Glass2016-01-24-12/+4
* dm: x86: Add a common PIRQ init functionSimon Glass2016-01-24-1/+6
* dm: x86: Set up interrupt routing from interrupt_init()Simon Glass2016-01-24-15/+12
* dm: x86: Create a driver for x86 interruptsSimon Glass2016-01-24-0/+25
* dm: x86: spi: Convert ICH SPI driver to driver model PCI APISimon Glass2016-01-24-3/+54
* x86: quark: Fix boot breakageBin Meng2016-01-19-11/+16
* Merge branch 'master' of git://git.denx.de/u-boot-x86Tom Rini2016-01-14-17/+427
|\
| * x86: qemu: fix cpu device in smp bootMiao Yan2016-01-13-11/+72
| * x86: use actual CPU number for allocating memoryMiao Yan2016-01-13-3/+3
| * x86: fix a typo in function nameMiao Yan2016-01-13-3/+3
| * x86: qemu: add a cpu uclass driver for qemu targetMiao Yan2016-01-13-1/+58
| * x86: qemu: add fw_cfg supportMiao Yan2016-01-13-1/+287
| * x86: ivybridge: Do not require HAVE_INTEL_MEBin Meng2016-01-13-1/+0
| * x86: fsp: Set up init runtime buffer in update_fsp_configs()Bin Meng2016-01-13-2/+14
| * x86: queensbay: Remove invalid comments in update_fsp_configs()Bin Meng2016-01-13-6/+0
| * x86: fsp: Rename update_fsp_upd() and change its signatureBin Meng2016-01-13-3/+4
* | Fix board init code to respect the C runtime environmentAlbert ARIBAUD2016-01-13-1/+2
* | dm: Convert PCI MMC over to use DM PCI APISimon Glass2016-01-12-6/+6
* | dm: pci: video: Convert video and pci_rom to use DM PCI APISimon Glass2016-01-12-2/+2
* | dm: x86: ivybridge: Convert graphics init to use DM PCI APISimon Glass2016-01-12-10/+11
|/
* x86: Remove HAVE_ACPI_RESUMEBin Meng2015-12-09-34/+0
* x86: Remove CPU_INTEL_SOCKET_RPGA989Bin Meng2015-12-09-11/+4
* x86: Clean up ivybridge/chrome Kconfig optionsBin Meng2015-12-09-30/+0
* x86: ivybridge: Remove NORTHBRIDGE_INTEL_SANDYBRIDGEBin Meng2015-12-09-33/+1
* x86: Move i8254_init() to x86_cpu_init_f()Bin Meng2015-12-09-0/+5
* x86: tsc: Remove legacy timer codesBin Meng2015-12-01-6/+0
* x86: Convert to use driver model timerBin Meng2015-12-01-39/+0
* x86: Remove MIN_PORT80_KCLOCKS_DELAYBin Meng2015-12-01-18/+0
* x86: Remove legacy pci codesBin Meng2015-11-13-45/+0
* x86: qemu: Convert to use driver model pciBin Meng2015-11-13-50/+0
* x86: qemu: Move chipset-specific codes from pci.c to qemu.cBin Meng2015-11-13-72/+82
* x86: qemu: Remove call to vgabios executionBin Meng2015-11-13-18/+1
* x86: queensbay: Really disable IGDBin Meng2015-11-13-6/+20
* x86: Rename pcat_ to i8254 and i8259 accordinglyBin Meng2015-11-13-1/+1
* x86: ivybridge: Enable the MRC cacheBin Meng2015-10-21-8/+2
* x86: ivybridge: Measure the MRC code execution timeSimon Glass2015-10-21-0/+3
* x86: ivybridge: Fix car_uninit() to correctly set run stateSimon Glass2015-10-21-1/+1
* x86: ivybridge: Check the RTC return valueSimon Glass2015-10-21-3/+10
* x86: ivybridge: Use 'ret' instead of 'rcode'Simon Glass2015-10-21-8/+8
* x86: chromebook_link: Enable the debug UARTSimon Glass2015-10-21-0/+7
generated by cgit v1.1 at 2024-11-09 15:03:49 +0000