summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeLines
* x86: coreboot: Control I/O port 0xb2 writing via device treeBin Meng2015-06-04-3/+9
* x86: coreboot: Fix cosmetic issuesBin Meng2015-06-04-24/+3
* x86: qemu: Adjust VGA initializationBin Meng2015-06-04-19/+15
* x86: qemu: Enable legacy IDE I/O ports decodeBin Meng2015-06-04-0/+14
* x86: qemu: Turn on legacy segments decodeBin Meng2015-06-04-0/+20
* x86: Do sanity test on pirq table before writingBin Meng2015-06-04-0/+3
* x86: quark: Implement PIRQ routingBin Meng2015-06-04-0/+31
* x86: Refactor PIRQ routing supportBin Meng2015-06-04-245/+253
* x86: qemu: Add graphics supportBin Meng2015-06-04-1/+23
* x86: Support QEMU x86 targetsBin Meng2015-06-04-0/+188
* x86: Add a CPU driver for baytrailSimon Glass2015-04-30-0/+206
* x86: Allow CPUs to be set up after relocationSimon Glass2015-04-30-0/+38
* x86: Add multi-processor initSimon Glass2015-04-30-2/+717
* x86: Provide access to the IDTSimon Glass2015-04-29-0/+5
* x86: Store the GDT pointer in global_dataSimon Glass2015-04-29-0/+1
* x86: Disable -WerrorSimon Glass2015-04-29-1/+1
* x86: Remove unwanted MMC debuggingSimon Glass2015-04-29-1/+0
* x86: quark: Use reset_cpu()Simon Glass2015-04-29-1/+1
* x86: ivybridge: Use reset_cpu()Simon Glass2015-04-29-15/+6
* x86: Implement reset_cpu() correctly for modern CPUsSimon Glass2015-04-29-13/+9
* x86: link: Add PCH driver to support SPI FlashSimon Glass2015-04-29-0/+11
* x86: quark: Turn on legacy segments decodeBin Meng2015-04-29-0/+12
* x86: queensbay: Implement PIRQ routingBin Meng2015-04-29-2/+252
* x86: Write configuration tables in last_stage_init()Bin Meng2015-04-29-0/+10
* x86: Add a function to assign IRQ numbers to PCI deviceBin Meng2015-04-29-0/+21
* x86: queensbay: Avoid using PCH prefixBin Meng2015-04-29-2/+2
* Kconfig: Move CONFIG_BOOTSTAGE to KconfigSimon Glass2015-04-18-1/+1
* x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass2015-04-18-2/+13
* dm: x86: Add a uclass for a Platform Controller HubSimon Glass2015-04-18-9/+0
* dm: x86: spi: Convert ICH SPI driver to driver modelSimon Glass2015-04-18-10/+14
* dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass2015-04-18-65/+57
* dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass2015-04-18-47/+16
* dm: x86: pci: Add a PCI driver for driver modelSimon Glass2015-04-18-0/+40
* x86: Split up arch_cpu_init()Simon Glass2015-04-16-0/+8
* x86: Add a x86_ prefix to the x86-specific PCI functionsSimon Glass2015-04-16-175/+179
* x86: Support machines with >4GB of RAMSimon Glass2015-04-16-2/+4
* x86: quark: Enable on-chip ethernet controllersBin Meng2015-03-24-0/+19
* arch/x86/cpu/quark/mrc.c: Switch to U_BOOT_DATE / U_BOOT_TIMETom Rini2015-03-24-1/+2
* x86: quark: MRC codes clean upBin Meng2015-03-24-1049/+955
* remove unnecessary version.h includesRob Herring2015-03-24-1/+0
* x86: Add SD/MMC support to quark/galileoBin Meng2015-02-06-0/+11
* x86: Add SPI support to quark/galileoBin Meng2015-02-06-0/+17
* x86: quark: Initialize non-standard BARsBin Meng2015-02-06-0/+46
* x86: quark: Call MRC in dram_init()Bin Meng2015-02-06-2/+97
* x86: quark: Enable the Memory Reference Code buildBin Meng2015-02-06-0/+1
* x86: quark: Add System Memory Controller supportBin Meng2015-02-06-0/+3210
* x86: quark: Add utility codes needed for MRCBin Meng2015-02-06-0/+2068
* x86: quark: Add Memory Reference Code (MRC) main routinesBin Meng2015-02-06-0/+204
* x86: quark: Bypass TSC calibrationBin Meng2015-02-06-0/+5
* x86: Enable the Intel quark/galileo buildBin Meng2015-02-06-0/+1
generated by cgit v1.1 at 2024-09-18 19:24:16 +0000