summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/ivybridge
Commit message (Expand)AuthorAgeLines
* x86: video: Allow video ROM execution to fall back to the other methodSimon Glass2015-02-05-1/+2
* x86: Rename MMCONF_BASE_ADDRESS and make it common across x86Simon Glass2015-02-05-1/+1
* x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass2015-01-24-28/+0
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+410
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-10/+34
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-13-0/+46
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-13-0/+10
* x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-13-0/+7
* x86: Add support for MTRRsSimon Glass2015-01-13-6/+6
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-13-25/+0
* x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-13-1/+8
* x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng2014-12-18-1/+1
* x86: Correct problems in the microcode loadingSimon Glass2014-12-18-10/+15
* x86: ivybridge: Update the microcodeSimon Glass2014-12-18-0/+2
* x86: Add post failure codes for bist and carBin Meng2014-12-13-0/+1
* x86: Add initial video device init for Intel GMASimon Glass2014-11-25-1/+925
* x86: ivybridge: Add northbridge init functionsSimon Glass2014-11-25-0/+191
* x86: Add init for model 206AX CPUSimon Glass2014-11-25-0/+521
* x86: ivybridge: Set up XHCI USBSimon Glass2014-11-25-0/+33
* x86: ivybridge: Set up EHCI USBSimon Glass2014-11-25-0/+32
* x86: ivybridge: Add SATA initSimon Glass2014-11-25-0/+246
* x86: ivybridge: Add additional LPC initSimon Glass2014-11-25-1/+528
* x86: ivybridge: Add PCH initSimon Glass2014-11-25-0/+124
* x86: ivybridge: Add support for BD82x6x PCHSimon Glass2014-11-25-0/+140
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-21-1/+1031
* x86: ivybridge: Add LAPIC supportSimon Glass2014-11-21-0/+3
* x86: ivybridge: Add early init for PCH devicesSimon Glass2014-11-21-0/+287
* x86: ivybridge: Perform Intel microcode update on bootSimon Glass2014-11-21-0/+157
* x86: ivybridge: Check BIST value on bootSimon Glass2014-11-21-0/+16
* x86: ivybridge: Perform initial CPU setupSimon Glass2014-11-21-0/+130
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-21-0/+61
* x86: ivybridge: Enable PCI in early initSimon Glass2014-11-21-0/+67
* x86: chromebook_link: Implement CAR support (cache as RAM)Simon Glass2014-11-21-2/+162
* x86: Add chromebook_link boardSimon Glass2014-11-21-0/+262
generated by cgit v1.1 at 2024-11-09 15:26:42 +0000