summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/mpc85xx/ddr-gen3.c
Commit message (Expand)AuthorAgeLines
* 8xxx: Change all 8*xx_DDR addresses to 8xxxAndy Fleming2012-11-27-7/+7
* 85xx: Protect timeout_save variable with ifdefsAndy Fleming2012-10-22-1/+4
* powerpc/mpc85xx: Add workaround for DDR erratum A004934York Sun2012-10-22-0/+3
* powerpc/mpc8xxx: Fix DDR initialization waiting for D_INITYork Sun2012-10-22-24/+56
* powerpc/mpc8xxx: Update DDR registersYork Sun2012-10-22-0/+5
* powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleavingYork Sun2012-08-23-0/+12
* powerpc/mpc85xx: Skip zero values for DDR debug registersYork Sun2012-08-23-3/+11
* powerpc/mpc8xxx: fix workaround for errata DDR111 and DDR134 for DDR over 4GBYork Sun2012-08-08-2/+11
* powerpc/85xx: Add workaround for erratum A-003474York Sun2011-11-29-0/+5
* powerpc/mpc8xxx: fix workaround for errata DDR111 and DDR134York Sun2011-03-24-0/+41
* powerpc/mpc85xx: implement workaround for errata DDR111 and DDR134York Sun2011-02-03-1/+106
* powerpc/85xx: Rename MPC8572 DDR erratum to DDR115York Sun2011-02-03-1/+1
* powerpc/85xx: Remove unnecessary polling loop from DDR initYork Sun2011-02-03-2/+0
* mpc85xx: Implement workaround for erratum DDR-A003York Sun2011-01-19-1/+80
* mpc85xx: Enable unique mode registers and dynamic ODT for DDR3York Sun2011-01-19-0/+6
* mpc85xx: Adding more registers and optionsYork Sun2011-01-19-3/+9
* powerpc/8xxx: Enabled address hashing for 85xxyork2010-07-26-0/+2
* Move arch/ppc to arch/powerpcStefan Roese2010-04-21-0/+116
generated by cgit v1.1 at 2024-11-09 16:13:07 +0000