summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/mpc85xx/cpu_init.c
Commit message (Expand)AuthorAgeLines
* powerpc/85xx: Add the workaround for erratum CPC-A003 (enable on P4080)Kumar Gala2011-01-14-0/+3
* powerpc/85xx: Add the workaround for erratum CPC-A002 (enable on P4080)Kumar Gala2011-01-14-0/+4
* fsl_esdhc: Add the workaround for erratum ESDHC136 (enable on P4080)Roy Zang2011-01-14-0/+8
* powerpc/8xxx: Refactor SRIO initialization into common codeKumar Gala2011-01-14-1/+7
* powerpc/85xx: Replace CONFIG_SYS_HAS_SERDES with a weak functionKumar Gala2011-01-14-2/+6
* powerpc/85xx: do not reloc l2srbar if CONFIG_FLASH_BASE is not definedHaiying Wang2010-12-01-1/+1
* powerpc/8xxx: share PIC defines among 85xx and 86xxKim Phillips2010-08-19-1/+1
* powerpc/p4080: Add workaround for erratum CPU22Kumar Gala2010-07-26-0/+7
* powerpc/p4080: Add support for CPC(Corenet platform cache) on CoreNet platformsKumar Gala2010-07-26-1/+44
* powerpc/85xx: Rework MPC8536 SERDES is_serdes_configured supportKumar Gala2010-07-21-7/+5
* 83xx/85xx/86xx: LBC register cleanupBecky Bruce2010-07-16-56/+2
* 85xx/fsl-sata: Use is_serdes_configured() to determine if SATA is enabledKumar Gala2010-05-12-1/+13
* mpc85xx: Add the ability to set LCRR[CLKDIV] to improve R/W speed of flashLan Chunhe2010-04-26-0/+15
* 85xx: Convert cpu_init_f code to use out_be32 for LBC registersKumar Gala2010-04-26-18/+18
* Move arch/ppc to arch/powerpcStefan Roese2010-04-21-0/+405
generated by cgit v1.1 at 2024-12-29 02:28:54 +0000