| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
|
|
|
|
| |
This commit does the following updates.
1. Split the common cache access from cpu.c into lib folder.
2. Rename the following cache api to adapt common.h
- dcache_flush_rang -> flush_dcache_rang
- icache_inval_range -> invalidate_icache_range
3. Add invalidate_dcache_range
Signed-off-by: Macpaul Lin <macpaul@gmail.com>
|
|
|
|
|
|
|
|
| |
All arches init this the same way, so move the logic into the core
net code to avoid duplicating it everywhere else.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Reviewed-by: Joe Hershberger <joe.hershberger@ni.com>
|
|
|
|
|
|
|
|
|
| |
This field gets read in one place (by "bdinfo"), and we can replace
that with getenv("ipaddr"). After all, the bi_ip_addr field is kept
up-to-date implicitly with the value of the ipaddr env var.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Reviewed-by: Joe Hershberger <joe.hershberger@ni.com>
|
|
|
|
|
|
| |
Add lowlevel ag102 soc support.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
|
| |
Add device address offsets header of ag102 soc.
Add ag102 into mach-types.h.
Add asm-offsets.c for helping convert C headers into asm.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Correct definition of vector table in start.S
Signed-off-by: Macpaul Lin <macpaul@gmail.com>
|
|
|
|
|
|
|
|
| |
Fix ptrace and interrupt register overflow warning.
Add missing P0 and P1 (r26 and r27) into register lists.
These register are usually used in OS.
Signed-off-by: Macpaul Lin <macpaul@gmail.com>
|
|
|
|
|
|
|
| |
These calls should not be made directly any more, since bootstage
will call the show_boot_...() functions as needed.
Signed-off-by: Simon Glass <sjg@chromium.org>
|
|
|
|
|
|
|
|
|
| |
This changes the number 15 as used in boot_stage_progress() to use the
new name provided for it. This is a separate patch because it touches
so many files.
Signed-off-by: Simon Glass <sjg@chromium.org>
Acked-by: Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
| |
add PCI prompt at boot up for probing PCI device
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Add linkage support to watchdog.S.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Add linkage support.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
|
| |
Remove unneccessary codes.
1. Clean up for cpu related code.
2. Clean up for timer related code.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Add ide generic support.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
| |
Enhance io.h for periphals origin design on x86 systems.
For example, pci, ide, etc.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Add softcore SoC ag101p and the board adp-ag101p support.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
|
| |
Make linker script handles .data.rel sections.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
Tested-by: Macpaul Lin <macpaul@gmail.com>
Cc: Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
| |
1. This patch add required __iormb and __iowmb to io.h.
This also fix some misbehavior to periphal drivers.
This io.h has been fixed with referencing arm/include/asm/io.h.
2. This patch replaced macro writeb and readb into inline function.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
Add ARCH_DMA_MINALIGN definition to asm/cache.h
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
| |
This changes the board code to use the new getenv_ulong() function.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
| |
Add Makefile, board.c, interrupts.c and bootm.c functions
to nds32 architecture.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
SoC ag101 is the first chip using NDS32 N1213 cpu core.
Add header file of device offset support for SoC ag101.
Add main function of SoC ag101 based on NDS32 n1213 core.
Add lowlevel_init.S and other periphal related code.
This version of lowlevel_init.S also replace hardcode value
by MARCO defines from the GPL version andesboot for better
code quality.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add N1213 cpu core (N12 Core family) support for NDS32 arch.
This patch includes start.S for the initialize procedure of N1213.
Start procedure:
start.S will start up the N1213 CPU core at first,
then jump to SoC dependent "lowlevel_init.S" and
"watchdog.S" to configure peripheral devices.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
Signed-off-by: Greentime Hu <greentime@andestech.com>
|
|
Add generic header files support for nds32 architecture.
Cache, ptregs, data type and other definitions are included.
Signed-off-by: Macpaul Lin <macpaul@andestech.com>
|