Commit message (Expand) | Author | Age | Lines | |
---|---|---|---|---|
* | MIPS: Join the coherent domain when a CM is present | Paul Burton | 2016-09-21 | -0/+5 |
* | MIPS: L2 cache support | Paul Burton | 2016-09-21 | -0/+38 |
* | MIPS: Map CM Global Control Registers | Paul Burton | 2016-09-21 | -0/+19 |
![]() |
index : arm-boot/u-boot-imx.git | |
U-boot NXP imx6 | git@iatec.biz |
summaryrefslogtreecommitdiff |
Commit message (Expand) | Author | Age | Lines | |
---|---|---|---|---|
* | MIPS: Join the coherent domain when a CM is present | Paul Burton | 2016-09-21 | -0/+5 |
* | MIPS: L2 cache support | Paul Burton | 2016-09-21 | -0/+38 |
* | MIPS: Map CM Global Control Registers | Paul Burton | 2016-09-21 | -0/+19 |