summaryrefslogtreecommitdiff
path: root/arch/arc/include
Commit message (Expand)AuthorAgeLines
* arc: cache - accommodate different L1 cache line lengthsAlexey Brodkin2016-02-20-7/+7
* arc: add empty asm/processor.h to satisfy compilation of USB codeAlexey Brodkin2015-11-18-0/+12
* arc: add stubs for map_physmem() and unmap_physmem()Alexey Brodkin2015-11-18-0/+24
* arc: Use the generic bitops headersFabio Estevam2015-11-05-0/+5
* arc: significant cache reworkAlexey Brodkin2015-07-01-7/+5
* arc: add support for SLC (System Level Cache, AKA L2-cache)Alexey Brodkin2015-04-03-0/+15
* arc: get rid of CONFIG_SYS_GENERIC_GLOBAL_DATAAlexey Brodkin2015-04-03-1/+0
* arc: clean-up init procedureAlexey Brodkin2015-04-03-0/+31
* generic-board: select SYS_GENERIC_BOARD for some architecturesMasahiro Yamada2015-03-28-1/+0
* use ASM_NL instead of '; ' for assembler new line character in the macroChen Gang2015-03-05-0/+12
* arc: introduce U-Boot port for ARCv2 ISAAlexey Brodkin2015-02-13-1/+5
* arc: hard-code CONFIG_ARCH_EARLY_INIT_R in asm/config.hAlexey Brodkin2015-02-09-0/+1
* arc: hard-code CONFIG_SYS_GENERIC_BOARD into asm/config.hAlexey Brodkin2015-02-09-0/+1
* arc: select cache settings via menuconfigAlexey Brodkin2015-02-09-8/+5
* arc: define and use PTAG AUX regs for MMUv3 onlyAlexey Brodkin2015-02-09-2/+2
* arc: add more flavours of ARC700 series CPUAlexey Brodkin2015-02-09-0/+8
* arc: relocate - minor refactoring and clean-upAlexey Brodkin2015-01-15-0/+1
* arc: introduce separate section for interrupt vector tableIgor Guryanov2015-01-15-0/+2
* arc: check caches existence before useIgor Guryanov2015-01-15-0/+2
* arc: Fix printf size_t format related warnings (again...)Vasili Galka2014-08-26-0/+4
* ARC: enable CONFIG_SYS_BOOT_RAMDISK_HIGHAlexey Brodkin2014-06-03-0/+1
* common/board_f: Initialized global data for generic boardYork Sun2014-05-12-0/+2
* arc: remove "hardware.h"Alexey Brodkin2014-02-20-10/+0
* arc: add architecture header filesAlexey Brodkin2014-02-07-0/+593
generated by cgit v1.1 at 2024-12-19 18:09:44 +0000