summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeLines
* mpc83xx: move freescale boards to boards/freescaleKim Phillips2007-08-16-9/+9
| | | | | | includes build fixes. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: suppress unused variable 'val8' warningKim Phillips2007-08-16-1/+2
| | | | Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: implement board_add_ram_infoKim Phillips2007-08-16-45/+50
| | | | | | | | | | | | | | | | add board_add_ram_info, to make memory diagnostic output more consistent. u-boot banner output now looks like: DRAM: 256 MB (DDR1, 64-bit, ECC on) and for boards with SDRAM on the local bus, a line such as this is added: SDRAM: 64 MB (local bus) also replaced some magic numbers with their equivalent define names. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: Split PIB init code from pci.c and add Qoc3 ATM card supportTony Li2007-08-16-84/+142
| | | | | | | The patch split the PIB init code from pci.c to a single file board/freescale/common/pq-mds-pib.c And add Qoc3 ATM card support for MPC8360EMDS and MPC832XEMDS board. Signed-off-by Tony Li <tony.li@freescale.com>
* mpc83xx: enable libfdt by default on freescale boardsKim Phillips2007-08-15-4/+4
| | | | | | | | this enables libfdt code by default for the freescale mpc8313erdb, mpc832xemds, mpc8349emds, mpc8349itx and gp boards. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: migrate remaining freescale boards to libfdtKim Phillips2007-08-15-48/+170
| | | | | | | | | | this adds libfdt support code for the freescale mpc8313erdb, mpc832xemds, mpc8349emds, mpc8349itx, and gp boards. Boards remain compatible with OF_FLAT_TREE. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: move common /memory node update mechanism to cpu.cKim Phillips2007-08-15-60/+31
| | | | | | also adds common prototypes to include/common.h. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: remaining 8360 libfdt fixesKim Phillips2007-08-15-22/+61
| | | | | | | | | | PCI clocks and QE frequencies weren't being updated, and the core clock was being updated incorrectly. This patch also adds a /memory node if it doesn't already exist prior to update. plus some cosmetic trimming to single line comments. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: fix UEC2->1 typo in libfdt setup codeKim Phillips2007-08-15-1/+1
| | | | Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* mpc83xx: add MAINTAINER and MAKEALL entries for the mpc8323erdbKim Phillips2007-08-15-13/+18
| | | | | | and reorder the existing 83xx maintainers alpha. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* Merge with /home/wd/git/u-boot/custodian/u-boot-mpc86xxWolfgang Denk2007-08-15-6/+7
|\
| * Move the MPC8641HPCN board under board/freescale.Jon Loeliger2007-08-15-6/+7
| | | | | | | | | | | | Minor path corrections needed to ensure buildability. Signed-off-by: Jon Loeliger <jdl@freescale.com>
| * 86xx: Fix lingering CFG_CMD_* references in sbc8641d.hJon Loeliger2007-08-15-4/+4
| | | | | | | | | | | | Remove a leftover in net/tftp.c while we're at it. Signed-off-by: Jon Loeliger <jdl@freescale.com>
* | 86xx: Fix lingering CFG_CMD_* references in sbc8641d.hJon Loeliger2007-08-15-4/+4
|/ | | | | | Remove a leftover in net/tftp.c while we're at it. Signed-off-by: Jon Loeliger <jdl@freescale.com>
* Fix where the #ifdef CFG_BOOTMAPSZ is placed.Jerry Van Baren2007-08-15-2/+3
| | | | | | | | | | | Commit 073e1b509980cefe6f53c2d7fbbcd135df1e3924 "Fix initrd/dtb interaction" put the new code outside of the #if defined(CONFIG_OF_LIBFDT) when it should have gone inside of the conditional. As a result, it broke non-LIBFDT board builds. Also added a missing "not." to the comment. Signed-off-by: Gerald Van Baren <vanbaren@cideas.com>
* Fix malloc size error in ahci_init_one.Ed Swarthout2007-08-14-2/+2
| | | | | | | | | | Typically this causes scsi init to corrupt the devlist and break the coninfo command. Fix a compiler size warning. Signed-off-by: Jason Jin <jason.jin@freescale.com> Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com> Acked-by: Andy Fleming <afleming@freescale.com>
* TI DaVinci - fix unsupported %hhx formatksi@koi8.net2007-08-14-3/+3
| | | | Signed-off-by: Sergey Kubushyn <ksi@koi8.net>
* Merge with /home/wd/git/u-boot/custodian/u-boot-ppc4xxWolfgang Denk2007-08-14-1431/+9729
|\
| * Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-08-14-131219/+61767
| |\
| * | POST: Fix merge problemStefan Roese2007-08-14-4/+1
| | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | Coding style cleanupStefan Roese2007-08-14-2/+2
| | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | Merge with /home/stefan/git/u-boot/zeusStefan Roese2007-08-14-43/+4149
| |\ \
| | * | ppc4xx: Add initial Zeus (PPC405EP) board supportStefan Roese2007-08-14-44/+1344
| | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| | * | POST: Add option for external ethernet loopback testStefan Roese2007-08-14-1/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | When CFG_POST_ETHER_EXT_LOOPBACK is defined, the ethernet POST is not done using an internal loopback connection, but by assuming that an external loopback connector is plugged into the board. Signed-off-by: Stefan Roese <sr@denx.de>
| | * | POST: Add ppc405 support to cache and UART POSTStefan Roese2007-08-14-7/+186
| | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| | * | ppc4xx: Add support for AMCC 405EP Taihu boardJohn Otken2007-07-26-6/+2622
| | | | | | | | | | | | | | | | Signed-off-by: John Otken <john@softadvances.com>
| * | | ppc4xx: Fix problem in PLL clock calculationStefan Roese2007-08-13-18/+26
| | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch was originall provided by David Mitchell <dmitchell@amcc.com> and fixes a bug in the PLL clock calculation. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | Coding style cleanupStefan Roese2007-08-10-152/+153
| | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | Add PPC4xx-HCU4 and HCU5 boards: HCU5 filesNiklaus Giger2007-08-10-0/+906
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: HCU4 filesNiklaus Giger2007-08-10-0/+393
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: common filesNiklaus Giger2007-08-10-0/+570
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: make relatedNiklaus Giger2007-08-10-0/+448
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: HCU5 configNiklaus Giger2007-08-10-0/+392
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: HCU4 configNiklaus Giger2007-08-10-0/+343
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: READMEsNiklaus Giger2007-08-10-0/+233
| | | | | | | | | | | | | | | | Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | Add PPC4xx-HCU4 and HCU5 boards: InfrastructureNiklaus Giger2007-08-10-10/+20
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This series of patches adds support for 2 boards from Netstal Maschinen. The HCU4 has a PPC405Gpr and the HCU5 has a PPC440EPX. The HCU4 has a somehow complicated flash setup, as the booteprom is only 8 bits and the CFI 16 bits wide, which makes it impossible to use a more elegant solution. The HCU5 has only a booteprom as the whole code will be downloaded from a different board which has HD, CD-ROM, etc and where all code is stored. This is my third try. I incorporated all suggestions made by Wolfgang and Stefan. Thanks them a lot. Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
| * | | ppc4xx: Update lwmon5 POST configurationStefan Roese2007-08-10-2/+19
| | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | POST: Add ppc4xx UART POST support without external uart clock (lwmon5)Yuri Tikhonov2007-08-10-0/+43
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The patch adds support for UART POST on ppc44x-based boards with no external serial clocks installed. Signed-off-by: Yuri Tikhonov <yur@emcraft.com> Acked-by: Stefan Roese <sr@denx.de>
| * | | ppc4xx: Update AMCC Bamboo README doc/README.bambooStefan Roese2007-08-06-0/+62
| | | | | | | | | | | | | | | | | | | | | | | | | | | | As suggested by Eugene O'Brien <Eugene.O'Brien@advantechamt.com>, here an updated Bamboo README. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-08-02-1/+7
| |\ \ \
| * | | | ppc4xx: Code cleanupStefan Roese2007-08-02-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | [ppc440SPe] Graceful recovery from machine check during PCIe configurationGrzegorz Bernacki2007-08-02-10/+58
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | During config transactions on the PCIe bus an attempt to scan for a non-existent device can lead to a machine check exception with certain peripheral devices. In order to avoid crashing in such scenarios the instrumented versions of the config cycle read routines are introduced, so the exceptions fixups framework can gracefully recover. Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com> Acked-by: Rafal Jaworowski <raj@semihalf.com>
| * | | | [ppc4xx] Separate settings for PCIe bus numbering on 440SPe rev.ARafal Jaworowski2007-08-02-3/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This brings back separate settings for PCIe bus numbers depending on chip revision, which got eliminated in 2b393b0f0af8402ef43b25c1968bfd29714ddffa commit. 440SPe rev. A does NOT work properly with the same settings as for the rev. B (no devices are seen on the bus during enumeration). Signed-off-by: Rafal Jaworowski <raj@semihalf.com>
| * | | | ppc4xx: Update AMCC Bamboo 440EP supportEugene OBrien2007-07-31-110/+248
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Changed storage type of cfg_simulate_spd_eeprom to const Changed storage type of gpio_tab to stack storage (Cannot access global data declarations in .bss until afer code relocation) Improved SDRAM tests to catch problems where data is not uniquely addressable (e.g. incorrectly programmed SDRAM row or columns) Added CONFIG_PROG_SDRAM_TLB to support Bamboo SIMM/DIMM modules Fixed AM29LV320DT (OpCode Flash) sector map Signed-off-by: Eugene OBrien <eugene.obrien@advantechamt.com> Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | ppc4xx: Update 440EPx lwmon5 board supportStefan Roese2007-07-31-27/+38
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Clear ECC status regs after ECC POST test - Set dcbz for ECC generation with caches enabled as default - Code cleanup Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | ppc4xx: Only print ECC related info when the error bis are setStefan Roese2007-07-30-14/+24
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | new FPGA image for PLU405 boardMatthias Fuchs2007-07-28-1160/+1179
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | new FPGA image for PLU405 board with improved CompactFlash timing Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
| * | | | ppc4xx: lwmon5: Update Lime initializationAnatolij Gustschin2007-07-26-5/+73
| | |/ / | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Change Lime SDRAM initialization to now support 100MHz and 133MHz (if enabled). Also the framebuffer is initialized to display a blue rectangle with a white border. Signed-off-by: Anatolij Gustschin <agust@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
| * | | ppc4xx: lwmon5: Support for 128 MByte NOR FLASH addedStefan Roese2007-07-24-6/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The used Intel NOR FLASH chips have internally two dies, and are now treated as two seperate chips. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | ppc4xx: Fix lwmon5 interrupt controller setup (polarity, trigger...)Stefan Roese2007-07-24-6/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | As suggested by Hakan Eryigit, here an updated setup for the lwmon5 interrupt controller. Signed-off-by: Stefan Roese <sr@denx.de>
generated by cgit v1.1 at 2024-12-26 21:49:09 +0000