summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeLines
* ARM DaVinci: Move common functions to board/davinci/commonHugo Villeneuve2008-08-30-464/+404
| | | | | | ARM DaVinci: Move common functions to board/davinci/common. Signed-off-by: Hugo Villeneuve <hugo.villeneuve@lyrtech.com>
* Merge branch 'master' of /home/wd/git/u-boot/custodiansWolfgang Denk2008-08-28-2/+882
|\
| * Merge branch 'master' of git://git.denx.de/u-boot-mpc5xxxWolfgang Denk2008-08-28-2/+882
| |\
| | * mpc52xx: added support for the MPC5200 based MUC.MC52 board from MAN.Heiko Schocher2008-08-27-2/+882
| | | | | | | | | | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* | | FSL DDR: Remove duplicate setting of cs0_bnds register on 86xx.Kumar Gala2008-08-28-1/+0
|/ / | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | Merge branch 'master' of git://git.denx.de/u-boot-mpc85xxWolfgang Denk2008-08-28-1640/+5625
|\ \
| * | mpc85xx: remove redudant code with lib_ppc/interrupts.cKumar Gala2008-08-27-97/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | For some reason we duplicated the majority of code in lib_ppc/interrupts.c not show how that happened, but there is no good reason for it. Use the interrupt_init_cpu() and timer_interrupt_cpu() since its why they exist. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | mpc85xx: Add support for the MPC8536DS reference boardKumar Gala2008-08-27-0/+1675
| | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dejan Minic <minic@freescale.com> Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | mpc85xx: Add support for the MPC8536Kumar Gala2008-08-27-5/+218
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The MPC8536 Adds SDHC and SATA controllers to the PQ3 family. We also have SERDES init code for the 8536. Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dejan Minic <minic@freescale.com> Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com>
| * | mpc85xx: Add support for the MPC8572DS reference boardKumar Gala2008-08-27-2/+1593
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Remove old SPD support from cpu/mpc85xxKumar Gala2008-08-27-1166/+4
| | | | | | | | | | | | | | | | | | | | | All 85xx boards have been converted to the new code so we can remove the old SPD DDR setup code. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert STXSSA to new DDR code.Kumar Gala2008-08-27-18/+98
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert STXGP3 to new DDR code.Kumar Gala2008-08-27-19/+100
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert SBC8560 to new DDR code.Kumar Gala2008-08-27-14/+122
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8540EVAL to new DDR code.Kumar Gala2008-08-27-12/+102
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert PM856 to new DDR code.Kumar Gala2008-08-27-34/+109
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert PM854 to new DDR code.Kumar Gala2008-08-27-34/+109
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert sbc8548 to new DDR code.Kumar Gala2008-08-27-17/+108
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert atum8548 to new DDR code.Kumar Gala2008-08-27-37/+122
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert socrates to new DDR code.Kumar Gala2008-08-27-16/+111
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8544DS to new DDR code.Kumar Gala2008-08-27-25/+113
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8568MDS to new DDR code.Jon Loeliger2008-08-27-24/+117
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8548CDS to new DDR code.Jon Loeliger2008-08-27-18/+108
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8541CDS to new DDR code.Jon Loeliger2008-08-27-14/+102
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8555ADS to new DDR code.Jon Loeliger2008-08-27-18/+105
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8560ADS to new DDR code.Jon Loeliger2008-08-27-36/+110
| | | | | | | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Convert MPC8540ADS to new DDR code.Kumar Gala2008-08-27-40/+110
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Add 85xx specific register settingKumar Gala2008-08-27-0/+318
| | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | FSL DDR: Add e500 TLB helper for DDR codeKumar Gala2008-08-27-0/+65
| |/ | | | | | | | | | | | | Provide a helper function that board code can call to map TLBs when setting up DDR. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | dm9000 remove dead external phy support, gpio fixAndrew Dyer2008-08-26-144/+36
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | dm9000 has code to detect and initialize external phy parts, but later on in the code the part is forced to use the internal phy unconditionally. Remove the unused/untested code. change the GPIO initialization so that only the GPIO used as an internal phy reset (hardwired in the chip) is set as an output. The remaining GPIO need to be handled by board specific code to prevent possible drive conflicts. Set as inputs for safety. replace a few magic numbers with defines Signed-off-by: Andrew Dyer <adyer@righthandtech.com> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Standardize bootp, tftpboot, rarpboot, dhcp, and nfs command descriptionsPeter Tyser2008-08-26-5/+5
| | | | | | | | | | | | | | | | | | cmd_net.c command descriptions were updated to describe the optional hostIPaddr argument. The dhcp command help message was also updated to more closely reflect the other commands in cmd_net.c Signed-off-by: Peter Tyser <ptyser@xes-inc.com> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Fix bogus error message in the DHCP handlerRemy Bohmer2008-08-26-0/+3
| | | | | | | | | | | | | | | | The DHCP handler has 1 state that is not listed in this case, causing a failure message when there is actually no failure. Signed-off-by: Remy Bohmer <linux@bohmer.net> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Fix compile error when CONFIG_BOOTP_RANDOM_DELAY is set.Remy Bohmer2008-08-26-1/+1
| | | | | | | | | | | | | | | | The option CONFIG_BOOTP_RANDOM_DELAY does not compile, because of a missing extern inside the net/bootp.h header Signed-off-by: Remy Bohmer <linux@bohmer.net> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | ColdFire: Add FEC Buffer descriptors in SRAMTsiChung Liew2008-08-26-6/+36
| | | | | | | | | | | | | | | | Add FEC Buffer descriptors and data buffer in SRAM for faster execution and access. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Fix ColdFire FEC warning messagesTsiChung Liew2008-08-26-8/+13
| | | | | | | | | | | | | | | | Types mismatch and implicit declaration of icache_invalid() warning messages Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of SKGE Ethernet driver to board code.Ben Warren2008-08-26-5/+14
| | | | | | | | | | | | | | The only board using this driver is the SL8245 board. Removed initialization for the driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved conditional compilation to Makefile for SK98 Ethernet driverBen Warren2008-08-26-92/+4
| | | | | | | | | | Brute-force removal of #ifdefs. Didn't touch the code. Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of ULI526X Ethernet driver to board code.Ben Warren2008-08-26-4/+10
| | | | | | | | | | | | | | The only board using this driver is the Freescale MPC8610HPCD board. Removed initialization for the driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of Blackfin EMAC Ethernet controller to board_eth_init()Ben Warren2008-08-26-5/+11
| | | | | | | | | | | | | | Added board_eth_init() function to bf537-stamp board. Removed initialization for the Blackin EMAC driver from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of GRETH Ethernet driver to CPU directoryBen Warren2008-08-26-5/+18
| | | | | | | | | | | | | | Added a cpu_eth_init() function to leon2/leon3 CPU directories and removed code from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of MCFFEC Ethernet driver to CPU directoryBen Warren2008-08-26-7/+72
| | | | | | | | | | | | | | Added a cpu_eth_init() function to coldfire CPU directories and removed code from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* | Moved initialization of FSL_MCDMAFEC Ethernet driver to CPU directoryBen Warren2008-08-26-5/+10
|/ | | | | | | Added a cpu_eth_init() function to cpu/mcf547x_8x directory and removed code from net/eth.c Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
* FSL DDR: Remove old SPD support from cpu/mpc86xxKumar Gala2008-08-27-1352/+0
| | | | | | | All 86xx boards have been converted to the new code so we can remove the old SPD DDR setup code. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Convert SBC8641D to new DDR code.Kumar Gala2008-08-27-8/+99
| | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Convert MPC8610HPCD to new DDR code.Jon Loeliger2008-08-27-29/+106
| | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Convert MPC8641HPCN to new DDR code.Kumar Gala2008-08-27-60/+145
| | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Add 86xx specific register settingKumar Gala2008-08-27-0/+92
| | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Add DDR2 DIMM paramter supportKumar Gala2008-08-27-0/+339
| | | | | | | | Compute DIMM parameters based upon the SPD information. Signed-off-by: James Yang <James.Yang@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Add DDR1 DIMM paramter supportKumar Gala2008-08-27-0/+343
| | | | | | | | Compute DIMM parameters based upon the SPD information in spd. Signed-off-by: James Yang <James.Yang@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala2008-08-27-2/+2573
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The main purpose of this rewrite it to be able to share the same initialization code on all FSL PowerPC products that have DDR controllers. (83xx, 85xx, 86xx). The code is broken up into the following steps: GET_SPD COMPUTE_DIMM_PARMS COMPUTE_COMMON_PARMS GATHER_OPTS ASSIGN_ADDRESSES COMPUTE_REGS PROGRAM_REGS This allows us to share more code an easily allow for board specific code overrides. Additionally this code base adds support for >4G of DDR and provides a foundation for supporting interleaving on processors with more than one controller. Signed-off-by: James Yang <James.Yang@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Becky Bruce <becky.bruce@freescale.com> Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
generated by cgit v1.1 at 2024-12-11 12:20:16 +0000