summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeLines
* usb: s3c-otg: Rename struct s3c_usbotg_reg to dwc2_usbotg_regMarek Vasut2015-12-17-3/+3
* usb: s3c-otg: Rename struct s3c_udc to dwc2_udcMarek Vasut2015-12-17-51/+51
* usb: s3c-otg: Rename regs-otg.h to s3c_udc_otg_regs.hMarek Vasut2015-12-17-2/+2
* eeprom: fix eeprom write procedureAlexey Brodkin2015-12-16-1/+1
* Revert "include/linux: move typdef for uintptr_t"York Sun2015-12-16-1/+3
* Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini2015-12-14-283/+1079
|\
| * armv8: Add sata support on Layerscape ARMv8 boardTang Yuantian2015-12-15-0/+131
| * drivers/crypto/fsl: fix endianness issue in RNGAneesh Bansal2015-12-15-6/+2
| * armv8/ls1043ardb: add SECURE BOOT target for NORAneesh Bansal2015-12-15-21/+82
| * include/linux: move typdef for uintptr_tAneesh Bansal2015-12-15-3/+1
| * armv8: Make SEC read/write as snoopable for LS1043Aneesh Bansal2015-12-15-0/+5
| * armv8: define usec2ticks functionAneesh Bansal2015-12-15-0/+11
| * fsl_qspi: Pet the watchdog while reading/writingAlexander Stein2015-12-15-0/+5
| * armv8: fsl-layerscale: Rewrite reserving memory for MC and debug serverYork Sun2015-12-15-60/+25
| * common: Rewrite hiding the end of memoryYork Sun2015-12-15-9/+16
| * armv8: fsl-layerscape: Make DDR non secure in MMU tablesYork Sun2015-12-15-19/+191
| * Reserve secure memoryYork Sun2015-12-15-0/+37
| * move erratum a008336 and a008514 to soc specific fileYao Yuan2015-12-15-34/+37
| * armv7/fsl-ls102xa: Workaround for DDR erratum A008514Yao Yuan2015-12-15-1/+11
| * armv7: ls102xa: cci-400: Enable snoop and DVM message requests.Yao Yuan2015-12-15-1/+7
| * arm: ls102xa: enable all the snoop signal for masters.Yao Yuan2015-12-13-0/+14
| * arm: ls1021a: merge SoC specific code in a separate fileYao Yuan2015-12-13-87/+83
| * qbman_portal.c: Update BUG_ON() call in qbman_swp_mc_submitTom Rini2015-12-13-1/+1
| * fsl_*_serdes.c: Modify memset call in serdes_initTom Rini2015-12-13-3/+3
| * Enable console log from earlyconsole in Linux bootargsPratiyush Mohan Srivastava2015-12-13-2/+2
| * armv8/ls1043ardb: Add support for >2GB memoryShaohui Xie2015-12-13-4/+22
| * fsl/ddr: updated ddr errata-A008378 for arm and power SoCsShengzhou Liu2015-12-13-3/+39
| * fsl/errata: move fsl_errata.h to common directoryShengzhou Liu2015-12-13-7/+15
| * arm: ls102x: add get_svr and IS_SVR_REV helperShengzhou Liu2015-12-13-0/+13
| * freescale: fman: make sure phy-handle property is big endianShaohui Xie2015-12-13-0/+2
| * armv8/ls2080ardb: Update DDR settings for four chip-select caseYork Sun2015-12-13-4/+12
| * armv8/ls2080aqds: Update DDR settings for four chip-select caseYork Sun2015-12-13-4/+12
| * driver/ddr/fsl: Update timing config for heavy loadYork Sun2015-12-13-2/+24
| * driver/ddr/fsl: Update workaround for A008511 for vref rangeYork Sun2015-12-13-7/+15
| * driver/ddr/fsl: Update MR5 RTT parkYork Sun2015-12-13-4/+15
| * driver/ddr/fsl: Update DDR4 MR6 for Vref rangeYork Sun2015-12-13-0/+3
| * driver/ddr/fsl: Update DDR4 RTT valuesYork Sun2015-12-13-2/+244
* | armv7: omap-common: Rework SPL board_mmc_init()Tom Rini2015-12-14-0/+1
* | spl: mmc: use block device number, not hard-coded 0Eric Nelson2015-12-14-3/+5
* | part: fix "part list ... -bootable varname" to use hexStephen Warren2015-12-13-1/+1
* | tools: env: include compiler.hPeter Robinson2015-12-13-0/+1
* | m68k: add private libgccangelo@sysam.it2015-12-13-0/+176
* | common: cli_hush: Fix up simple typoNishanth Menon2015-12-12-2/+2
* | siemens,am33x: remove ddr3 delay workaroundEgli, Samuel2015-12-12-5/+0
* | am33xx,ddr3: fix ddr3 sdram configurationEgli, Samuel2015-12-12-1/+10
* | VxWorks: fixup MAC address for VxWorksMiao Yan2015-12-12-0/+2
* | stm32: Convert serial driver to DMKamil Lulko2015-12-12-119/+136
|/
* Merge branch 'master' of git://git.denx.de/u-boot-spiTom Rini2015-12-11-419/+465
|\
| * spi: xilinx: Add new compatible stringsMichal Simek2015-12-11-1/+2
| * mailmap: Update Jagan Teki's name and email addressJagan Teki2015-12-11-1/+5
generated by cgit v1.1 at 2024-12-22 04:03:25 +0000