summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeLines
...
| * | | spi: zynq_spi: Fix infinite looping while xferLad, Prabhakar2016-09-22-1/+1
* | | | Merge branch 'master' of git://www.denx.de/git/u-boot-microblazeTom Rini2016-09-22-31/+563
|\ \ \ \
| * | | | zynqmp: Remove unnnecessary board config file for dc4Siva Durga Prasad Paladugu2016-09-22-16/+0
| * | | | ARM64: zynqmp: Use the same name for atf image everywhereMichal Simek2016-09-22-1/+1
| * | | | ARM64: zynqmp: Enable CONFIG_AHCI via KconfigMichal Simek2016-09-22-2/+3
| * | | | ARM64: zynqmp: Add support for chip ID detectionMichal Simek2016-09-22-0/+100
| * | | | fpga: xilinx: zynqmp: Add PL bitstream download support for ZynqMPSiva Durga Prasad Paladugu2016-09-22-0/+301
| * | | | ARM64: zynqmp: Fix USB ulpi phy sequenceMichal Simek2016-09-22-4/+0
| * | | | ARM64: zynqmp: Add support for USB ulpi phy reset via mode pinsMichal Simek2016-09-22-1/+33
| * | | | ARM64: zynqmp: Add support for DFU from SPLMichal Simek2016-09-22-2/+36
| * | | | ARM: Add new BOOT_DEVICE_DFU boot modeMichal Simek2016-09-22-0/+1
| * | | | ARM64: zynqmp: Add USB boot modeMichal Simek2016-09-22-0/+1
| * | | | ARM64: zynqmp: Move BSS location to the beginning of ramMichal Simek2016-09-22-2/+2
| * | | | spi: zynq: Use variable to remove u32 to u64 conversionsMichal Simek2016-09-22-2/+5
| * | | | ARM64: zynqmp: Fix usb_gadget_handle_interrupt routineMichal Simek2016-09-22-2/+3
| * | | | ARM64: zynqmp: Force certain bootmode for SPLMichal Simek2016-09-22-0/+57
| * | | | ARM64: zynqmp: Wire up both USBs available on ZynqMPMichal Simek2016-09-22-3/+19
| * | | | fpga: Add Kconfig to fpga subsystemMichal Simek2016-09-22-0/+5
| | |_|/ | |/| |
* | | | Makefile: rm u-boot.cfg dependencies are missingStephen Warren2016-09-22-0/+22
* | | | Makefile: use if_change_dep for u-boot.cfgStephen Warren2016-09-22-2/+2
* | | | test/py/tests/test_vboot.py: Add check that we boot the imageTom Rini2016-09-22-6/+10
* | | | image-fit: Fix fit_get_node_from_config semanticsPaul Burton2016-09-22-3/+3
| |_|/ |/| |
* | | omap4_panda: Disable ext2/3/4 support in SPLTom Rini2016-09-21-0/+1
* | | clk.h: Add <asm/errno.h>Tom Rini2016-09-21-0/+1
* | | Merge branch 'master' of git://git.denx.de/u-boot-mipsTom Rini2016-09-21-180/+2115
|\ \ \
| * | | MIPS: Hang if run on a secondary CPUPaul Burton2016-09-21-1/+27
| * | | MIPS: Fix cache maintenance in relocate_code & simplifyPaul Burton2016-09-21-26/+21
| * | | boston: Introduce support for the MIPS Boston development boardPaul Burton2016-09-21-0/+740
| * | | clk: boston: Providea simple driver for Boston board clocksPaul Burton2016-09-21-0/+119
| * | | dm: syscon: Provide a generic syscon driverPaul Burton2016-09-21-0/+11
| * | | dm: core: Match compatible strings in order of priorityPaul Burton2016-09-21-37/+41
| * | | dm: regmap: Implement simple regmap_read & regmap_writePaul Burton2016-09-21-0/+20
| * | | net: pch_gbe: Make 64 bit safePaul Burton2016-09-21-10/+10
| * | | net: pch_gbe: Use dm_pci_map_bar to discover MMIO basePaul Burton2016-09-21-5/+3
| * | | pci: Flip condition for detecting non-PCI parent devicesPaul Burton2016-09-21-1/+1
| * | | pci: xilinx: Add a driver for Xilinx AXI to PCIe bridgePaul Burton2016-09-21-0/+228
| * | | dt-bindings: Add interrupt-controller/mips-gic.h headerPaul Burton2016-09-21-0/+9
| * | | serial: ns16550: Support clocks via phandlePaul Burton2016-09-21-3/+18
| * | | clk: Use dummy clk_get_by_* functions when CONFIG_CLK is disabledPaul Burton2016-09-21-1/+1
| * | | MIPS: Ensure cache ops complete in mips_cache_resetPaul Burton2016-09-21-0/+2
| * | | MIPS: Clear hazard between TagLo writes & cache opsPaul Burton2016-09-21-0/+1
| * | | MIPS: Ensure Config.K0=2 applies before any memory accessesPaul Burton2016-09-21-0/+1
| * | | MIPS: Malta: Enable CM & L2 supportPaul Burton2016-09-21-6/+2
| * | | MIPS: Join the coherent domain when a CM is presentPaul Burton2016-09-21-0/+43
| * | | MIPS: L2 cache supportPaul Burton2016-09-21-6/+291
| * | | MIPS: Map CM Global Control RegistersPaul Burton2016-09-21-0/+88
| * | | MIPS: Define register names for cache initPaul Burton2016-09-21-19/+23
| * | | MIPS: If we don't need DDR for cache init, init cache firstPaul Burton2016-09-21-0/+9
| * | | MIPS: Preserve Config implementation-defined bitsPaul Burton2016-09-21-2/+4
| * | | MIPS: Enable use of the instruction cache earlierPaul Burton2016-09-21-8/+13
generated by cgit v1.1 at 2024-08-25 19:43:05 +0000