summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeLines
* Merge branch 'master' of git://git.denx.de/u-boot-mpc85xxWolfgang Denk2010-04-27-62/+201
|\
| * ppc: Split MPC83xx SERDES code from MPC85xx/MPC86xx/QorIQKumar Gala2010-04-26-4/+40
| | | | | | | | | | | | | | | | | | The MPC83xx SERDES control is different from the other FSL PPC chips. For now lets split it out so we can standardize on interfaces for determining of a device on SERDES is configured. Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Acked-by: Kim Phillips <kim.phillips@freescale.com>
| * mpc85xx: Add the ability to set LCRR[CLKDIV] to improve R/W speed of flashLan Chunhe2010-04-26-1/+20
| | | | | | | | | | | | Signed-off-by: Lan Chunhe <b25806@freescale.com> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * 85xx: clean up the io_sel for PCI express of P1022Dave Liu2010-04-26-7/+11
| | | | | | | | | | | | | | clean up the wrong io_sel for PCI express according to latest manual. Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * 85xx/socrates: Remove NFS support to fit image size.Detlev Zundel2010-04-26-4/+4
| | | | | | | | | | | | | | This fixes an overflow during the link phase. Signed-off-by: Detlev Zundel <dzu@denx.de> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * 85xx: Fix compile warningKumar Gala2010-04-26-0/+2
| | | | | | | | | | | | | | cpu.c: In function 'checkcpu': cpu.c:47: warning: unused variable 'gur' Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * 85xx: Convert cpu_init_f code to use out_be32 for LBC registersKumar Gala2010-04-26-18/+18
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * fsl_sata: Move the snoop bit to another placeDave Liu2010-04-26-2/+6
| | | | | | | | | | | | | | | | For P1022 SATA host controller, the data snoop bit of DW3 in PRDT is moved to bit28. Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * fsl_sata: Add the workaround for errata SATA-A001Dave Liu2010-04-26-0/+22
| | | | | | | | | | | | | | | | | | | | | | After power on, the SATA host controller of P1022 Rev1 is configured in legacy mode instead of the expected enterprise mode. Software needs to clear bit[28] of HControl register to change to enterprise mode after bringing the host offline. Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * fsl-ddr: Add extra cycle to turnaround timesDave Liu2010-04-26-0/+2
| | | | | | | | | | | | | | | | Add an extra cycle turnaround time to read->write to ensure stability at high DDR frequencies. Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * fsl-ddr: add the macro for Rtt_Nom definitionDave Liu2010-04-26-1/+7
| | | | | | | | | | | | | | add the macro definition for Rtt_Nom termination value for DDR3 Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * ppc/p4080: Add p4080 DEVDISR2 & SRDS_PLLCR0 definesKumar Gala2010-04-26-2/+28
| | | | | | | | | | | | | | Added some needed fines and some misc additional defines used by p4080 initialization. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * ppc/p4080: Extend the GUTS memory mapDave Liu2010-04-26-2/+12
| | | | | | | | | | | | | | Extend pin control and clock control to GUTS memory map Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * ppc/p4080: Fix synchronous frequency calculationsSrikanth Srinivasan2010-04-26-21/+25
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | When DDR is in synchronous mode, the existing code assigns sysclk frequency to DDR frequency. It should be synchronous with the platform frequency. CPU frequency is based on platform frequency in synchronous mode. Also fix: * Fixes the bit mask for DDR_SYNC (RCWSR5[184]) * Corrects the detection of synchronous mode. Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * ppc/85xx: Fixup PCI nodes for P1_P2_RDBKumar Gala2010-04-26-0/+4
| | | | | | | | | | | | | | | | While we had ft_pci_board_setup it wasn't being called by ft_board_setup. Fix that so we actually update the device tree PCI nodes on P1_P2_RDB boards. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | Merge branch 'next' of git://git.denx.de/u-boot-niosWolfgang Denk2010-04-27-8/+640
|\ \
| * | nios2: add nios2-generic boardThomas Chou2010-04-24-0/+545
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is a generic approach to port u-boot for nios2 boards. You may find the usage of this approach on the nioswiki, http://nioswiki.com/DasUBoot A fpga parameter file, which contains base address information and drivers declaration, is generated from Altera's hardware system description sopc file using tools. The example fpga parameter file is compatible with EP1C20, EP1S10 and EP1S40 boards. So these boards can be removed after this commit. Though epcs controller is removed to cut the dependency of altera_spi driver. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: fix no flash, add nand and mmc init in board.cThomas Chou2010-04-24-0/+18
| | | | | | | | | | | | | | | | | | | | | | | | | | | This patch fixes error when CONFIG_SYS_NO_FLASH. And adds nand flash and mmc initialization, which should go before env initialization. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: consolidate reset initializationThomas Chou2010-04-24-5/+4
| | | | | | | | | | | | | | | | | | | | | Global interrupt should be disabled from the beginning. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | altera_jtag_uart: bypass when no jtag connectionThomas Chou2010-04-24-2/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds an option to bypass output waiting when there is no jtag connection. This allows the jtag uart work similar to a serial uart, ie, boot even without connection. This option is enabled with CONFIG_ALTERA_JTAG_UART_BYPASS Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: add dma_alloc_coherentThomas Chou2010-04-24-0/+23
| | | | | | | | | | | | | | | | | | | | | | | | This function return cache-line aligned allocation which is mapped to uncached io region. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: add 64 bits swab supportThomas Chou2010-04-24-0/+6
| | | | | | | | | | | | | | | | | | | | | | | | This patch adds 64 bits swab support. Most 32 bits processors use this. We need 64 bits swab for UBI. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: add altera cf resetThomas Chou2010-04-24-0/+33
| | | | | | | | | | | | | | | | | | | | | This patch toggles power to reset the cf card. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
| * | nios2: allow link script overriding from boardsThomas Chou2010-04-24-1/+1
| |/ | | | | | | | | | | | | This patch allow boards to override the default link script. Signed-off-by: Thomas Chou <thomas@wytron.com.tw> Signed-off-by: Scott McNutt <smcnutt@psyent.com>
* | serial: struct serial_device: add uninit() entry for driversAnatolij Gustschin2010-04-24-0/+14
|/ | | | | | | | | | | | | | | Subsequent patch extends mpc512x serial driver to support multiple PSC ports. The driver will provide an uninit() function to stop the serial controller and to disable the controller's clock. Adding uninit() entry to struct serial_device allows disabling the serial controller after usage of a stdio serial device. This patch adds uninit() entry to the struct serial_device and fixes initialization of this structure in the code accordingly. Signed-off-by: Anatolij Gustschin <agust@denx.de>
* Merge branch 'master' of git://git.denx.de/u-boot-mmcWolfgang Denk2010-04-24-2/+87
|\
| * ppc/85xx: PIO Support for FSL eSDHC Controller DriverDipen Dudhat2010-04-23-2/+87
| | | | | | | | | | | | | | On some Freescale SoC Internal DMA of eSDHC controller has bug. So PIO Mode has been introduced to do data transfer using CPU. Signed-off-by: Dipen Dudhat <dipen.dudhat@freescale.com>
* | Merge branch 'master' of git://git.denx.de/u-boot-ppc4xxWolfgang Denk2010-04-24-676/+313
|\ \
| * | ppc4xx: TLB init file cleanupStefan Roese2010-04-19-676/+313
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds new macros, with frequently used combinations of the 4xx TLB access control and storage attibutes. Additionally the 4xx init.S files are updated to make use of these new macros. Resulting in easier to read TLB definitions. Additionally some init.S files are updated to use the mmu header for the TLB defines, instead of defining their own macros. Signed-off-by: Stefan Roese <sr@denx.de>
* | | Merge branch 'master' of git://git.denx.de/u-boot-microblazeWolfgang Denk2010-04-24-209/+174
|\ \ \
| * | | microblaze: Consolidate cache codeMichal Simek2010-04-16-44/+28
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Merge cpu and lib cache code. Flush cache before disabling. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Flush cache before jumping to kernelMichal Simek2010-04-16-0/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | There is used max cache size on system which doesn't define cache size. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Support system with WB cacheMichal Simek2010-04-16-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | WB cache use different instruction that WT cache but the major code is that same. That means that wdc.flush on system with WT cache do the same thing as before. You need newer toolchain with wdc.flush support. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Change initialization sequenceMichal Simek2010-04-16-3/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | env_relocation should be called first. Added stdio_init too. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Change cache report messagesMichal Simek2010-04-16-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | It is more accurate to show that caches are OFF instead of FAIL. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Fix interrupt handler codeMichal Simek2010-04-16-17/+11
| | | | | | | | | | | | | | | | | | | | | | | | | | | | It is better to read ivr and react on it than do long parsing from two regs. Interrupt controller returs actual irq number. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Move FSL initialization to board.cMichal Simek2010-04-16-12/+9
| | | | | | | | | | | | | | | | | | | | | | | | Move FSL out of interrupt controller. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Move timer initialization to board.cMichal Simek2010-04-16-7/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | | I would like to handle case where system doesn't contain intc that's why I need timer initialization out of intc code. Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Fix irq.S codeMichal Simek2010-04-16-120/+62
| | | | | | | | | | | | | | | | | | | | | | | | | | | | It is ancient code. There is possible to save several instructions just if we use offset instead of addik Signed-off-by: Michal Simek <monstr@monstr.eu>
| * | | microblaze: Add FDT supportArun Bhanu2010-04-16-5/+34
| |/ / | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds FDT (flattened device tree) support to microblaze arch. Tested with Linux arch/microblaze kernels with and without compiled in FDT on Xilinx ML506 board. Signed-off-by: Arun Bhanu <arun@bhanu.net> Signed-off-by: Michal Simek <monstr@monstr.eu>
* | | Merge branch 'master' of git://git.denx.de/u-boot-i2cWolfgang Denk2010-04-24-3/+27
|\ \ \ | |_|/ |/| |
| * | fsl_i2c: Added a callpoint for i2c_board_late_initRichard Retanubun2010-04-19-3/+27
| |/ | | | | | | | | | | | | This patch adds a callpoint in i2c_init that allows board specific i2c board initialization (typically for i2c bus reset) that is called after i2c_init operations, allowing the i2c_board_late_init function to use the pre-configured i2c bus speed and slave address.
* | Move arch/ppc to arch/powerpcStefan Roese2010-04-21-877/+879
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | As discussed on the list, move "arch/ppc" to "arch/powerpc" to better match the Linux directory structure. Please note that this patch also changes the "ppc" target in MAKEALL to "powerpc" to match this new infrastructure. But "ppc" is kept as an alias for now, to not break compatibility with scripts using this name. Signed-off-by: Stefan Roese <sr@denx.de> Acked-by: Wolfgang Denk <wd@denx.de> Acked-by: Detlev Zundel <dzu@denx.de> Acked-by: Kim Phillips <kim.phillips@freescale.com> Cc: Peter Tyser <ptyser@xes-inc.com> Cc: Anatolij Gustschin <agust@denx.de>
* | nios2: Move individual board linker scripts to common script in cpu tree.Scott McNutt2010-04-16-543/+3
|/ | | | Signed-off-by: Scott McNutt <smcnutt@psyent.com>
* ppc4xx: Add option for PPC440SPe ports without old Rev. A supportStefan Roese2010-04-14-1/+3
| | | | | | | | | | | The 440SPe Rev. A is quite old and newer 440SPe boards don't need support for this CPU revision. Since removing support for this older version simplifies the creation for newer U-Boot ports, this patch now enables 440SPe > Rev. A support by creating the CONFIG_440SPE_REVA define. By defining this in the board config header, Rev. A will still be supported. Otherwise (default for newer board ports), Rev. A will not be supported. Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: alpr: Remove some not needed commands to make image fit againStefan Roese2010-04-14-1/+3
| | | | | | | | | | The latest changes increased the size of the alpr image a bit more. Now it doesn't fit into the 256k reserved for it. This patch now removes the commands "loads" and "loadb" which are not needed in the production systems. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Pieter Voorthuijsen <pieter.voorthuijsen@prodrive.nl>
* Update README to reflect new directory structurePeter Tyser2010-04-13-67/+91
| | | | | | | Also fix up some whitespace issues that were introduced when moving directory locations. Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
* nios2: Move cpu/nios2/* to arch/nios2/cpu/*Peter Tyser2010-04-13-0/+0
| | | | Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
* nios: Move cpu/nios/* to arch/nios/cpu/*Peter Tyser2010-04-13-9/+9
| | | | Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
* sparc: Move cpu/leon[23] to arch/sparc/cpu/leon[23]Peter Tyser2010-04-13-5/+5
| | | | Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
generated by cgit v1.1 at 2024-10-25 21:26:18 +0000