| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
after boot.
The self-bias circuit is used by the bandgap during startup.
Once the bandgap has stabilized, the self-bias circuit should be
disabled for best noise performance of analog blocks.
Also this bit should be disabled before the chip enters STOP mode or
when ever the regular bandgap is disabled.
Backport from imx_v20014.04:fd572f16430d383a6c237f9fe9e96546c957a042
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The boundary value for the tuning is not stable. It is not always can
tune successfully. Current algorithm picks up the boundary value as min
vertex, when starting finding the max vertex, the bounday value may
fail and set the max vertex same to min. So a incorrect tuning value is
got, and causes the SD card failed.
Change the tuning algorithm to select a max window that every value in
the window can tune successfully. So the debounce problem is fixed.
Signed-off-by: Ye.Li <B37916@freescale.com>
(cherry picked from commit b36fd693586dc70191b1d684f04410bd61325477)
|
|
|
|
|
|
|
|
|
|
|
|
| |
The dynamic pad setting select the pad according to the clock. But
when using SDR104, we can't get the 208Mhz clock because the max
USDHC clock is 198Mhz. This cause the selection go wrong value.
To fix the problem, change the dynamic pad setting to use UHS mode
instead of clock.
Signed-off-by: Ye.Li <B37916@freescale.com>
(cherry picked from commit 6869222c969d4ea3b0f267f126ccdab9bd8f1d5b)
|
|
|
|
|
|
| |
Fixed load image length for NAND boot
Signed-off-by: Ke Qinghua <qinghua.ke@freescale.com>
|
|
|
|
|
|
| |
Add DDR3 support for MX6SL
Signed-off-by: Grace Si <b18730@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
Add a interface "board_mmc_io_switch" for ESDHC/USDHC to switch its
pads settings. The BSP which supports this feature must implement
this function.
Add it for all imx6 series boards.
Signed-off-by: Ye.Li <B37916@freescale.com>
(cherry picked from commit 58e999dae8ac0156804ff77c10a7c5ca27d43b50)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Got intermittent boot failure of android image from UHS-I SD card. The
MBR read is failed.
When doing the UHS-I tunning of sampling point, ESDHC may get some command
errors (CIE, CEBE or CCE) at incorrect sampling point. In this case,
current driver will return from the "esdhc_send_cmd" function immediately
with having host reset, which also gates off the SD clock automatically.
But the SD card remains in the status of sending tuning block data and
waits the clock. When the next new command is sent from host, the clock
enables the SD card to sending the tuning block and does not respond to
the new command.
Fix this issue by adding a delay before host reset. So the SD card can
output tunning block and turn to "tran" status. The tunning execute bit
"EXE_TUNE" also be cleaned after each tunning.
Signed-off-by: Ye.Li <B37916@freescale.com>
(cherry picked from commit f68b8cbdedba855b87a11d525afe7c50fc4d7b0e)
|
|
|
|
|
|
|
|
|
|
|
| |
The case failed on the satement "adb serial" != "ro.serialno"
"adb serial" will read /sys/class/android_usb/android0/iSerial
"ro.serialno" will be set by passing "androidboot.serialno=" in bootargs
init.freescale.usb.rc will update the /sys/class/android_usb/android0/iSerial
from "ro.serialno"
Set the serialno to be as board's serial, which customer should customized it
Signed-off-by: guoyin.chen <guoyin.chen@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This patch is to fix the Copyright issue introduced by the following commit:
d1ec738 ENGR00283354 fastboot:enlarge max transfer buffer size
the commit: d1ec738 wrongly change the Copyright year: for example:
- * Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
+ * Copyright (C) 2012-2013 Freescale Semiconductor, Inc.
the correct shoudl be:
- * Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
+ * Copyright (C) 2011-2013 Freescale Semiconductor, Inc.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
| |
Along with larger size of system image,old restrict is no longer resonable.
Keep this value align with system partition's size to solve this issue.
Signed-off-by: Jianzheng Zhou <jianzheng.zhou@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
i.MX6DQ TO1.5 and i.MX6DL/SOLO change the ROM_API_TABLE_BASE_ADDR
from 0xc0 to 0xc4.Need update the plugin code to sync with this change.
The change as the following for the new TO with i.MX6DQ, i.MX6DL/SOLO:
For i.MX6DQ, if the TO >=1.5, will use the new ROM_API_TABLE_BASE_ADDR=0xc4
For i.MX6DL/S, if the TO >=1.2, will use the new ROM_API_TABLE_BASE_ADDR=0xc4
For the old TO, we will still use the 0xc0 to keep compatible.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
The new TO(i.MX6Q TO1.5 and i.MX6DL TO1.2) of ROM change the HAB API
table address, thus the secure boot can't boot up on the new TO.
This patch fix this issue by fix up the HAB API table address according
to the TO revision.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
| |
Unify ways to enter recovery mode manually with CONFIG_MXC_KPD
Each board config should define the key CONFIG_VOL_DOWN_KEY&CONFIG_POWER_KEY
which are used to enter recovery mode manually
Signed-off-by: guoyin.chen <guoyin.chen@freescale.com>
|
|
|
|
|
|
| |
Only init the fastboot_dev and bootcmd env in the first boot
Signed-off-by: guoyin.chen <guoyin.chen@freescale.com>
|
|
|
|
|
|
| |
change the mx6dl/sabreauto u-boot prompt from SOLO to DL for better indication
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
| |
Fix build error when build Android
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
| |
The original design set the boot params default for eMMC on sabrsd
This patch corrects env setting according boot device which is selected.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
| |
Correct the recovery environment setting when boot from SD card on
sabresd board
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
To align with kernel display setting so that we may
avoid a blank interval during smooth UI transition
from uboot to Android desktop on LVDS0(LVDS1 is OK).
The code change refers to the following CR:
"ENGR00214565 MX6x, IPUv3: Display lack last horizontal
pixel"
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
To align with kernel display setting so that we may
avoid a blank interval during smooth UI transition
from uboot to Android desktop on LVDS0(LVDS1 is OK).
The code change refers to the following CR:
"ENGR00127358 ipuv3: make display data signal negative
during blanking period"
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
1. It is very useful to print the HAB event details
when the system is not closed to help debug issues
before blowing the fuse to secure the system.
2. Also need to authenticate a signed uImage in a open
system to help debug issues.
Signed-off-by: Mahesh Mahadevan <Mahesh.Mahadevan@freescale.com>
|
|
|
|
|
|
|
|
| |
Align mx6q_sabreauto_nand config to other mx6q_* config
for command line buffer size
The buffer size is too short for dule display nand config
Signed-off-by: guoyin.chen <guoyin.chen@freescale.com>
|
|
|
|
|
|
|
| |
Add fastboot and recovery, add default
bootargs and bootcmd for Android.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Boot ROM fix the "glitchless mux" issue on TO1.2 which will mask
MMDC_CH0_MASK in CCM_CCDR, it will cause different behavior of
reset, need to clear this MMDC_CHx_MASK field to make sure
all the i.MX6 series SOCs have same behavior of reset.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
| |
New thermal equation is working for all i.MX6 series
SOCs, so update it for i.MX6SL as well.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
mx6sl chip revision is from different-offset register in anatop module
comparing to other mx6 series. This patch fixes it and also uses board
'RevC' to indicate the latest board revision if this information can not
be obtained from fuse.
Signed-off-by: Robby Cai <R63905@freescale.com>
(cherry picked from commit 39e36b5e5a7cfe53fd6e286d9fe9024b365f1a29)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "ENGR00241595-4 mx6q-hdmidongle:Enable SATA PHY PDDQ default"
This reverts commit d33eefe083563a082840a46ec9cac21f98fad550.
Reasons:
* according to SATA Power mode (in SATA protocol) PHY TX/RX/CLK is
powered down automatically according to SATA controller
power mode SATA port support Disable/Slumber/Partial/Enabled(OOB)
The SATA PHY PDDQ mode is one-shot and recommeded to be used for test,
SATA would not work properly if the PHY PDDQ mode is enabled in U-boot.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "ENGR00241595-3 mx6q-sabreauto:Enable SATA PHY PDDQ default"
This reverts commit 027af67a25773a0872659788eab0c09b72e2bbe0.
Reasons:
* according to SATA Power mode (in SATA protocol) PHY TX/RX/CLK is
powered down automatically according to SATA controller
power mode SATA port support Disable/Slumber/Partial/Enabled(OOB)
The SATA PHY PDDQ mode is one-shot and recommeded to be used for test,
SATA would not work properly if the PHY PDDQ mode is enabled in U-boot.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "ENGR00241595-2 mx6q-arm2:Enable SATA PHY PDDQ default"
This reverts commit b10e0c4559602adacb22670506a1956a50cfd247.
Reasons:
* according to SATA Power mode (in SATA protocol) PHY TX/RX/CLK is
powered down automatically according to SATA controller
power mode SATA port support Disable/Slumber/Partial/Enabled(OOB)
The SATA PHY PDDQ mode is one-shot and recommeded to be used for test,
SATA would not work properly if the PHY PDDQ mode is enabled in U-boot.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "ENGR00241595-1 mx6q-sabresd:Enable SATA PHY PDDQ default"
This reverts commit 9cb937432d1dc8d2c31afa5194f1ef0d8bdc0392.
Reasons:
* according to SATA Power mode (in SATA protocol) PHY TX/RX/CLK is
powered down automatically according to SATA controller
power mode SATA port support Disable/Slumber/Partial/Enabled(OOB)
The SATA PHY PDDQ mode is one-shot and recommeded to be used for test,
SATA would not work properly if the PHY PDDQ mode is enabled in U-boot.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
|
|
|
|
|
| |
Use universal equation and 25C's calibration data to
get thermal sensor's ratio on i.MX6DL.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
| |
Use universal equation and 25C's calibration data to
get thermal sensor's ratio.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
| |
Quick fastboot just support download and flash commands.
Add reboot command support when launch fastboot by "fastboot q"
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
| |
Improvements for WEIM NOR read performance.
Changed burst and page size to 8 words.
Changed read wait states to 10 and page read wait states to 4.
Signed-off-by: Oliver Brown <oliver.brown@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Currently, each board has one same function called get_mmc_env_devno,
this will make the code a little bit duplication. We can make the
get_mmc_env_devno to be a generic function, thus we can remove all the
scattered function definition in each board file.
And the patch also remove the boot check. Firstly, this check is needless,
secondly, this will break the second boot support,for example:
first boot from SPI, then switch to SD/MMC boot.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
| |
MX6DQ and MX6DL share the common board file, but only MX6DQ has built-in
SATA, for the SATA PDDQ should be enabled default, so it needs to add
code to distinguish different chip ID.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The SATA PHY PDDQ configuration is depended on the CONFIG_CMD_SATA
defined or not in board config file. If SATA feature is not config,
then the PDDQ will not be set, SATA PHY will not entry in Low Power
Mode, and it will consume some power even there is no sata devices
on board.
This patch:
1 Enable SATA PHY PDDQ default no matter the SATA is enabled or not in
board config file, SATA module will disable PDDQ first when used phy,
so default enable PDDQ will not affect SATA feature.
2 It needs a delay to wait for SATA PHY initialize after enable it,
otherwise write the phy registers will fail.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The SATA PHY PDDQ configuration is depended on the CONFIG_CMD_SATA
defined or not in board config file. If SATA feature is not config,
then the PDDQ will not be set, SATA PHY will not entry in Low Power
Mode, and it will consume some power even there is no sata devices
on board.
This patch:
1 Enable SATA PHY PDDQ default no matter the SATA is enabled or not in
board config file, SATA module will disable PDDQ first when used phy,
so default enable PDDQ will not affect SATA feature.
2 It needs a delay to wait for SATA PHY initialize after enable it,
otherwise write the phy registers will fail.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The SATA PHY PDDQ configuration is depended on the CONFIG_CMD_SATA
defined or not in board config file. If SATA feature is not config,
then the PDDQ will not be set, SATA PHY will not entry in Low Power
Mode, and it will consume some power even there is no sata devices
on board.
This patch:
1 Enable SATA PHY PDDQ default no matter the SATA is enabled or not in
board config file, SATA module will disable PDDQ first when used phy,
so default enable PDDQ will not affect SATA feature.
2 It needs a delay to wait for SATA PHY initialize after enable it,
otherwise write the phy registers will fail.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The SATA PHY PDDQ configuration is depended on the CONFIG_CMD_SATA
defined or not in board config file. If SATA feature is not config,
then the PDDQ will not be set, SATA PHY will not entry in Low Power
Mode, and it will consume some power even there is no sata devices
on board.
This patch:
1 Enable SATA PHY PDDQ default no matter the SATA is enabled or not in
board config file, SATA module will disable PDDQ first when used phy,
so default enable PDDQ will not affect SATA feature.
2 It needs a delay to wait for SATA PHY initialize after enable it,
otherwise write the phy registers will fail.
Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
|
|
|
|
|
|
| |
Add partition table for nand boot.
Signed-off-by: b02247 <b02247@freescale.com>
|
|
|
|
|
|
|
| |
1. Correct oversight of setup and endpoint complete irq handler sequence
2. Add check to string descriptor index
Signed-off-by: LiGang <b41990@freescale.com>
|
|
|
|
|
|
| |
Add nand config for android sabreauto
Signed-off-by: b02247 <b02247@freescale.com>
|
|
|
|
|
|
|
| |
1. Add more check before writing image to storage
2. Fix failure when using nand storagea
Signed-off-by: LiGang <b41990@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
EPDC will be used when splash screen is shown, EPDC io setup is done
before 3V3 digitial power, which cause critical chip burn-out for all
platforms.
To follow the E-Ink specification, setup EPDC I/O after V3p3 is enable.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
|
|
|
|
|
| |
Remove mx6dl_arm2 and mx6dl_sabresd config file epdc macro
redefinition to avoid build warning.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
|
|
|
|
| |
add MFG support for mx6solo sabresd board
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
| |
make system prompt indicate solo config when using mx6solo_sabresd:
"MX6Solo SABRESD U-Boot > "
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
1. the new fastboot is an add-on feature, the original fastboot is reserved
2. the new fastboot is a subset of original fastboot, only support "download"
and "flash" command
3. type "fastboot" in uboot to launch the original fastboot utility,
type "fastboot q" in uboot to launch the new fastboot utility
Signed-off-by: LiGang <b41990@freescale.com>
|
|
|
|
|
|
|
| |
Add support for Processor UID ATAG in uboot for iMX53. The UID is
present in Fuses bank 0 at offset 0x20.
Signed-off-by: Nitin Garg <nitin.garg@freescale.com>
|