| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
|
| |
This is needed for FEC to work properly, since FEC3V15 is supplied by DCDC_3V15.
In addition, corrected the pin name for FEC_EN.
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
|
|
|
|
|
|
|
|
| |
Change all mx53 platform uart clk default parent to pll2.
MX53 SMD board need support LVDS and HDMI at the same time, they
may use the same clock parent-pll4, so kernel need change ipu di
clock parent to pll3, after that, uart clock parent need change
to pll2 to avoid console mess.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
|
|
|
|
| |
Add m25p32 spi nor config to mx53_smd_android.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Add m25p32 spi_nor support for mx53_smd.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
A typo is in last commit, will cause android recovery not
work.
Add a space between two string.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
| |
Add android recovery related config and code.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
| |
mx53: update vddgp according to new data sheet
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
|
|
|
|
|
|
| |
MX53 TO 2.0 requires 1.25V for VDDGP instead of 1.2V
in order for the core to operate at 1 GHz.
Signed-off-by: Anish Trivedi <anish@freescale.com>
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
|
|
|
|
|
|
| |
Assembled With new PMIC chip - MC34708 (Ripley),
and new SPI NOR - M25P32 as well.
Add new config file for RD3.
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
MMC driver may wrongly regconize some 2GB eMMC as high capacity card.
This patch is picked from community.
A non-zero value of SEC_COUNT does not indicate that the card is sector
addressed. According to the MMC specification, cards
with a densitygreater than 2GiB are sector addressed.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
Enable fastboot support for mx50 rdp.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
| |
Add mx53 to2.1 chip id recognition.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
| |
So far, it's supposed to be on MX50 RD3 and MX53 SMD
Signed-off-by: Robby Cai <R63905@freescale.com>
(cherry picked from commit 0e3d67cd1a2dc30af80e5119b626d997be254991)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
As now mx51 DDR frequency is derived from PLL1.
We need to get DDR frequency from PLL1.
Mx53 don't use PLL1 for ddr clock source,
so just the precision is adjusted.
Mx50 don't support clk command yet.
DDR config function is modified according to
mx50 spec, but not tested yet.
Signed-off-by: Terry <r65388@freescale.com>
|
|
|
|
|
|
|
|
| |
Decrease the default DDR size to 512MB in the default android
uboot configuration file. This can align with most customers'
hardware design, and help us to find more issues before release.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
|
|
|
|
|
| |
Added a new config file, the DDR setup is similar to the MX53 Quick
Start & MX53 SABRE-Tablet ref design boards.
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
|
|
|
|
|
| |
1. update new style ldb per kernel update.
2. update the default boot command is from eMMC
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
|
| |
Parameter of calling to memalign is wrong.
Thus need to modify it.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Read fuse to distinguish between mx53 revA and revB.
Now SoC efuse is used for board id.
Thus we now check fuse value for board rev and id.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
| |
set bootup vdd GP to 1.2v for mx53 smd &loco
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
|
|
|
|
| |
Correct CONFIG_CMD_MMC to CONFIG_CMD_IIM for iim.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
New LPDDR2 initialization script from designer includes
controller changes as well as very important PHY changes that increase
internal sampling window to detect DQS edge. This increase
compensates for possible jitter.
The script, Codex_LPDDR2_266MHz.inc v7, is found at
http://compass.freescale.net/livelink/
livelink?func=ll&objId=218722501&objAction=browse&viewType=1
Also removed ARM2 LPDDR2 init section since the settings for that
board are the same as the RDP (EVK).
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
New mDDR (LPDDR1) initialization script from designer includes
controller changes as well as very important PHY changes that increase
internal sampling window to detect DQS edge. This increase
compensates for possible jitter.
The script, Codex_LPDDR1_200MHz.inc v4, is found at
http://compass.freescale.net/livelink/
livelink?func=ll&objId=218722501&objAction=browse&viewType=1
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
|
|
|
|
|
|
| |
Support eMMC4.4 storage on imx53_smd android fastboot, using
environment to control it, the command is:
> setenv fastboot_dev mmc1
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
| |
The android uImage is greater than 3M, so we need to change the
boot command.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
|
| |
Disable splashimage support defaultly for MX51 BBG/MX53 SMD/
MX53 ARD platforms.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
Pass mmc/sata block offset from fastboot driver to cmd_fastboot, not byte.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
| |
Add SATA storage support for android fastboot.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
| |
Increase memory alignment to fix usb connection failure issue
if do sata init, and support MMU disable case in imx_udc driver.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
| |
This patch enables splashimage support for MX53 SMD/ARD and
MX51 BBG pdk platforms.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
| |
This patch fixes the kernel bootup random hang issue by disabling
DP/DC/DI/IDMAC before we go to kernel. This is a workaround.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
Kernel image is bigger than 3M, the 0x1800 will not enough.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
|
|
|
|
|
| |
Change uramdisk from 6M byte offset of android fastboot due to
kernel image size more than 3M now.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
|
|
|
|
|
| |
Disable splashimage support for mx53 smd, mx53 ard
and mx51 bbg.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
Disable for BBG and SMD
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
|
|
|
|
|
| |
Change the default core frequency as 1GHZ for MX53 TO2.0 EVK
board
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
| |
This patch protects splashimge related stuffs by config
option for mx51 bbg, mx53 ard and mx53 smd.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
This patch supports splashimage for MX51 BBG Android.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
This patch supports splashimage for MX53 SMD Android.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
|
| |
The norminal voltage of VDDGP for 1GHZ is 1.2V in MX53
TO2.0 datasheet (RevD). So set the CPU frequency
as 800MHZ firstly since VDDGP is 1.1V after power on.
After increasing VDDGP as 1.2V, increase CPU as 1GHZ.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This patch supports to use pwm wave to control
backlight. The pwm rate is 20KHz and the pwm
duty is 50%. Only lvds panel is supported.
Use 'lvds_num' env variable to choose to use
lvds0 or lvds1. However, only lvds1 is tested
as the lvds cable cannot be plugged into lvds0
connector. Note that you need to add 'splashimage'
env variable to set the memory address of the
bmp image.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
This patch supports to use pwm wave to control
backlight. The pwm rate is 200Hz and the pwm
duty is 50%. Use 'lvds_num' env variable to
choose to use lvds0 or lvds1. Note that you
need to add 'splashimage' env variable to
set the memory address of the bmp image.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
| |
1) Change MX51 related function names to IPUv3 related names.
2) Change MX51 related comments to IPUv3 related comments.
3) Do not set panel_info.cmap to be NULL pointer.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
| |
1) Remove MX51 related comments in ipu drivers.
2) Add di clocks.
3) Support pixel clock being deprived from external clock.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
| |
This patch adds ipu base address and ipu clock.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
| |
This patch adds imx pwm driver support as
a misc device.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
|
|
|
|
|
|
|
|
| |
- Add MFG tool support for MX53 SMD and MX53 LOCO
boards
- Update mx53 ARD MFG defconfig to pass compile
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
|
|
|
|
| |
Add saving environment to sata device support.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
SATA device can't init and a typo in sata help.
Add delay in sata detect proceduce.
Currently, I have met 3 problems for this issue.
1. Seagate HD. It needs 1000 for timeout.
2. Hitachi HD. It needs 10000 for timeout.
3. In sata env case, it needs 100000 for timeout.
10000000 for timeout is just to avoid a dead loop,
And suppose this timeout should be enough for all normal
case.
It doesn't mean all HD need to wait this long time,
If tfd is ok, the loop will be breaked immediately.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
|
|
|
|
|
|
|
| |
When we use splashpos command to set the display position
of a bmp image, the x value means the number of pixels
from the left boundary of the screen, so we should consider
the bits of every pixel when we calculate fb address offset.
Signed-off-by: Liu Ying <b17645@freescale.com>
|