summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--board/esd/pmc440/cmd_pmc440.c10
-rw-r--r--board/esd/pmc440/pmc440.c2
-rw-r--r--include/configs/DU440.h2
3 files changed, 7 insertions, 7 deletions
diff --git a/board/esd/pmc440/cmd_pmc440.c b/board/esd/pmc440/cmd_pmc440.c
index e9e9746..90d9309 100644
--- a/board/esd/pmc440/cmd_pmc440.c
+++ b/board/esd/pmc440/cmd_pmc440.c
@@ -503,15 +503,15 @@ int do_pmm(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
/* map PCI address at 0xc0000000 in PLB space */
- /* PMM1 Mask/Attribute - disabled b4 setting */
+ /* PMM1 Mask/Attribute - disabled b4 setting */
out32r(PCIX0_PMM1MA, 0x00000000);
- /* PMM1 Local Address */
+ /* PMM1 Local Address */
out32r(PCIX0_PMM1LA, 0xc0000000);
- /* PMM1 PCI Low Address */
+ /* PMM1 PCI Low Address */
out32r(PCIX0_PMM1PCILA, pciaddr);
- /* PMM1 PCI High Address */
+ /* PMM1 PCI High Address */
out32r(PCIX0_PMM1PCIHA, 0x00000000);
- /* 256MB + No prefetching, and enable region */
+ /* 256MB + No prefetching, and enable region */
out32r(PCIX0_PMM1MA, 0xf0000001);
} else {
printf("Usage:\npmm %s\n", cmdtp->help);
diff --git a/board/esd/pmc440/pmc440.c b/board/esd/pmc440/pmc440.c
index 7fadc42..5b811bb 100644
--- a/board/esd/pmc440/pmc440.c
+++ b/board/esd/pmc440/pmc440.c
@@ -565,7 +565,7 @@ void pci_target_init(struct pci_controller *hose)
pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
CFG_PCI_SUBSYS_VENDORID);
- /* disabled for PMC405 backward compatibility */
+ /* disabled for PMC405 backward compatibility */
/* Configure command register as bus master */
/* pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER); */
diff --git a/include/configs/DU440.h b/include/configs/DU440.h
index f193a43..d54da97 100644
--- a/include/configs/DU440.h
+++ b/include/configs/DU440.h
@@ -158,7 +158,7 @@
#define CFG_MBYTES_SDRAM (1024) /* 512 MiB TODO: remove */
#define CONFIG_DDR_DATA_EYE /* use DDR2 optimization */
#define CFG_MEM_TOP_HIDE (4 << 10) /* don't use last 4kbytes */
- /* 440EPx errata CHIP 11 */
+ /* 440EPx errata CHIP 11 */
#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for setup */
#define CONFIG_DDR_ECC /* Use ECC when available */
#define SPD_EEPROM_ADDRESS {0x50}