diff options
| author | Paul Gortmaker <paul.gortmaker@windriver.com> | 2011-12-30 23:53:13 -0500 |
|---|---|---|
| committer | Kumar Gala <galak@kernel.crashing.org> | 2012-01-11 13:59:17 -0600 |
| commit | e2b363ff534ad943794682c60adf9cab6e3d3192 (patch) | |
| tree | 91adb318bbeecdcc61a27b9b37f8b90b2a38b73d /post | |
| parent | 3e3262bd149e21d0f5a82648218c26f2aa0e15e7 (diff) | |
| download | u-boot-imx-e2b363ff534ad943794682c60adf9cab6e3d3192.zip u-boot-imx-e2b363ff534ad943794682c60adf9cab6e3d3192.tar.gz u-boot-imx-e2b363ff534ad943794682c60adf9cab6e3d3192.tar.bz2 | |
sbc8548: Fix up local bus init to be frequency aware
The code here was copied from the mpc8548cds support, and it
wasn't using the CONFIG_SYS_LBC_LCRR define, and was just
unconditionally setting the LCRR_EADC bit. Snooping with a
hardware debugger also showed we had LCRR_DBYP set, since we were
setting it based on a read of an uninitialized lcrr read via
clkdiv. Borrow from the code in the tqm85xx.c support to add
LBC frequency aware masking of these bits.
This change will correct reliability issues associated with trying
to use the 128MB of LBC 100MHz SDRAM on this board. Thanks to
Keith Savage for assistance in diagnosing the root cause of this.
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'post')
0 files changed, 0 insertions, 0 deletions