summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorAlejandro Sierra <b18039@freescale.com>2012-10-12 16:43:36 -0500
committerAlejandro Sierra <b18039@freescale.com>2012-10-12 16:43:36 -0500
commit17d38b4648c2212472d76a6c02a966c54917b435 (patch)
tree8cc425305804e9d7311f8b820f817e50b6491c5e /include
parent3070c9de03f1b742a27319b246835fd7c7f60b53 (diff)
downloadu-boot-imx-17d38b4648c2212472d76a6c02a966c54917b435.zip
u-boot-imx-17d38b4648c2212472d76a6c02a966c54917b435.tar.gz
u-boot-imx-17d38b4648c2212472d76a6c02a966c54917b435.tar.bz2
ENGR00229456 Support for 64bit DDR configuration for ARD
Added support for 64bit DDR configuration on DL chip. On ARD platform Signed-off-by: Alejandro Sierra <b18039@freescale.com>
Diffstat (limited to 'include')
-rw-r--r--include/configs/mx6dl_sabreauto.h3
-rw-r--r--include/configs/mx6dl_sabreauto_mfg.h3
-rw-r--r--include/configs/mx6dl_sabreauto_nand.h3
-rw-r--r--include/configs/mx6dl_sabreauto_nand_mfg.h3
-rw-r--r--include/configs/mx6dl_sabreauto_spi-nor.h3
-rw-r--r--include/configs/mx6dl_sabreauto_spi-nor_mfg.h3
-rw-r--r--include/configs/mx6dl_sabreauto_weimnor.h3
-rw-r--r--include/configs/mx6dl_sabreauto_weimnor_mfg.h3
8 files changed, 8 insertions, 16 deletions
diff --git a/include/configs/mx6dl_sabreauto.h b/include/configs/mx6dl_sabreauto.h
index 1288947..f92d14c 100644
--- a/include/configs/mx6dl_sabreauto.h
+++ b/include/configs/mx6dl_sabreauto.h
@@ -28,8 +28,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_mfg.h b/include/configs/mx6dl_sabreauto_mfg.h
index d7c0c56..ae2af46 100644
--- a/include/configs/mx6dl_sabreauto_mfg.h
+++ b/include/configs/mx6dl_sabreauto_mfg.h
@@ -29,8 +29,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_nand.h b/include/configs/mx6dl_sabreauto_nand.h
index 0570841..9ee9c03 100644
--- a/include/configs/mx6dl_sabreauto_nand.h
+++ b/include/configs/mx6dl_sabreauto_nand.h
@@ -28,8 +28,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_nand_mfg.h b/include/configs/mx6dl_sabreauto_nand_mfg.h
index b3e2972..4592a80 100644
--- a/include/configs/mx6dl_sabreauto_nand_mfg.h
+++ b/include/configs/mx6dl_sabreauto_nand_mfg.h
@@ -29,8 +29,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_spi-nor.h b/include/configs/mx6dl_sabreauto_spi-nor.h
index 93d3370..d04a99f 100644
--- a/include/configs/mx6dl_sabreauto_spi-nor.h
+++ b/include/configs/mx6dl_sabreauto_spi-nor.h
@@ -28,8 +28,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_spi-nor_mfg.h b/include/configs/mx6dl_sabreauto_spi-nor_mfg.h
index 8ad6b71..d8cbf75 100644
--- a/include/configs/mx6dl_sabreauto_spi-nor_mfg.h
+++ b/include/configs/mx6dl_sabreauto_spi-nor_mfg.h
@@ -29,8 +29,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400
diff --git a/include/configs/mx6dl_sabreauto_weimnor.h b/include/configs/mx6dl_sabreauto_weimnor.h
index 10bc0ed..bbe87a1 100644
--- a/include/configs/mx6dl_sabreauto_weimnor.h
+++ b/include/configs/mx6dl_sabreauto_weimnor.h
@@ -28,8 +28,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_MX6_CLK32 32768
diff --git a/include/configs/mx6dl_sabreauto_weimnor_mfg.h b/include/configs/mx6dl_sabreauto_weimnor_mfg.h
index 5201223..1965985 100644
--- a/include/configs/mx6dl_sabreauto_weimnor_mfg.h
+++ b/include/configs/mx6dl_sabreauto_weimnor_mfg.h
@@ -29,8 +29,7 @@
#define CONFIG_ARMV7 /* This is armv7 Cortex-A9 CPU core */
#define CONFIG_MXC
#define CONFIG_MX6DL
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
+#define CONFIG_MX6DL_DDR3
#define CONFIG_MX6Q_SABREAUTO
#define CONFIG_FLASH_HEADER
#define CONFIG_FLASH_HEADER_OFFSET 0x400