diff options
author | Anish Trivedi <anish@freescale.com> | 2010-11-09 10:21:30 -0600 |
---|---|---|
committer | Anish Trivedi <anish@freescale.com> | 2010-11-15 10:09:07 -0600 |
commit | 5992019f3fc6bddf9c2154d6d1a8c99759a24e4f (patch) | |
tree | 6ba8e54999df35f2230f1d9b825ed6f31e0c3091 /include | |
parent | 2cbb0e33bd31c9a34fcf3313329c005ae4ad44d6 (diff) | |
download | u-boot-imx-5992019f3fc6bddf9c2154d6d1a8c99759a24e4f.zip u-boot-imx-5992019f3fc6bddf9c2154d6d1a8c99759a24e4f.tar.gz u-boot-imx-5992019f3fc6bddf9c2154d6d1a8c99759a24e4f.tar.bz2 |
ENGR00132909 MX53 Uboot: Support for TO2
Support new DDR script entitled
"Rita_TO2_init_DDR2_CPU2_CMOS_TEST_CAL_v1.inc" for DDR2
boards including MX53 EVK, ARD, and ARM2 CPU2. These new settings
did not apply to TO1. Therefore, changed the DCD
for these boards to a plugin so that TO1 and TO2 can both
be supported using conditional execution of new DDR settings.
During bootup on TO2, DDR frequency is required to be below
400 MHz. Therefore, BOOT_CFG2[4] must be set to enable DDR at
333 MHz in ROM on all boards. Uboot determines silicon version
and for TO2 boosts the VCC and VDDA voltages to 1.3V, after
which the DDR frequency is also increased to 400 MHz.
This requirement meant that uboot does not calibrate PLL2
anymore until the voltage is increased. Removed the calibration
from lowlevel_init.S and from all mx53 include/configs files.
Also required that during config_periph_clk(), only CBCMR register
is touched to set source PLL. Other changes to CBCDR were removed.
Switching to PLL2 bypass clk during reprogram was also removed.
All these changes are required to increase DDR frequency to 400 MHz.
DDR2 CPU2 board with TO1 requires the following hw cfgs:
JP3 populated, and J8 set to 2-3.
For DDR2 CPU2 board with TO2, both these jumpers should be
depopulated.
ARM2 CPU3 (with DDR3) DDR configurations were not changed.
TO1 and TO2 can run well using existing DDR3 script. However,
DCD was converted to plugin to align with other boards.
Signed-off-by: Anish Trivedi <anish@freescale.com>
Diffstat (limited to 'include')
-rw-r--r-- | include/asm-arm/arch-mx53/mx53.h | 6 | ||||
-rw-r--r-- | include/configs/mx53_ard.h | 4 | ||||
-rwxr-xr-x | include/configs/mx53_ard_mfg.h | 4 | ||||
-rw-r--r-- | include/configs/mx53_arm2.h | 5 | ||||
-rw-r--r-- | include/configs/mx53_arm2_android.h | 4 | ||||
-rw-r--r-- | include/configs/mx53_arm2_ddr3.h | 6 | ||||
-rw-r--r-- | include/configs/mx53_arm2_ddr3_android.h | 4 | ||||
-rw-r--r-- | include/configs/mx53_evk.h | 4 | ||||
-rw-r--r-- | include/configs/mx53_evk_android.h | 4 | ||||
-rwxr-xr-x | include/configs/mx53_evk_mfg.h | 4 |
10 files changed, 9 insertions, 36 deletions
diff --git a/include/asm-arm/arch-mx53/mx53.h b/include/asm-arm/arch-mx53/mx53.h index a327b7f..5e1eedb 100644 --- a/include/asm-arm/arch-mx53/mx53.h +++ b/include/asm-arm/arch-mx53/mx53.h @@ -24,6 +24,11 @@ #define __REG8(x) (*((volatile u8 *)(x))) /* + * ROM address which denotes silicon rev + */ +#define ROM_SI_REV 0x48 + +/* * SATA */ #define SATA_BASE_ADDR 0x10000000 @@ -337,6 +342,7 @@ #define CLKCTL_CMEOR 0x88 #define CHIP_REV_1_0 0x10 +#define CHIP_REV_2_0 0x20 #define PLATFORM_ICGC 0x14 /* Assuming 24MHz input clock with doubler ON */ diff --git a/include/configs/mx53_ard.h b/include/configs/mx53_ard.h index a686677..65fd892 100644 --- a/include/configs/mx53_ard.h +++ b/include/configs/mx53_ard.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_ard_mfg.h b/include/configs/mx53_ard_mfg.h index 488d4d1..da84acd 100755 --- a/include/configs/mx53_ard_mfg.h +++ b/include/configs/mx53_ard_mfg.h @@ -40,10 +40,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_arm2.h b/include/configs/mx53_arm2.h index 341eb24..f69193d 100644 --- a/include/configs/mx53_arm2.h +++ b/include/configs/mx53_arm2.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO @@ -217,6 +213,7 @@ #define CONFIG_CMD_EXT2 1 #define CONFIG_BOOT_PARTITION_ACCESS + #define CONFIG_DYNAMIC_MMC_DEVNO #endif /* diff --git a/include/configs/mx53_arm2_android.h b/include/configs/mx53_arm2_android.h index a1c152a..157653b 100644 --- a/include/configs/mx53_arm2_android.h +++ b/include/configs/mx53_arm2_android.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_arm2_ddr3.h b/include/configs/mx53_arm2_ddr3.h index 3d6f661..6cfb493 100644 --- a/include/configs/mx53_arm2_ddr3.h +++ b/include/configs/mx53_arm2_ddr3.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO @@ -213,6 +209,8 @@ #define CONFIG_DOS_PARTITION 1 #define CONFIG_CMD_FAT 1 #define CONFIG_CMD_EXT2 1 + #define CONFIG_BOOT_PARTITION_ACCESS + #define CONFIG_DYNAMIC_MMC_DEVNO #endif /*----------------------------------------------------------------------- * Stack sizes diff --git a/include/configs/mx53_arm2_ddr3_android.h b/include/configs/mx53_arm2_ddr3_android.h index a8561a4..dfc9fde 100644 --- a/include/configs/mx53_arm2_ddr3_android.h +++ b/include/configs/mx53_arm2_ddr3_android.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 400 -#define CONFIG_SYS_AHB_PODF 2 -#define CONFIG_SYS_AXIA_PODF 0 -#define CONFIG_SYS_AXIB_PODF 1 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_evk.h b/include/configs/mx53_evk.h index b53b5e4..6cecaaa 100644 --- a/include/configs/mx53_evk.h +++ b/include/configs/mx53_evk.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 600 -#define CONFIG_SYS_AHB_PODF 4 -#define CONFIG_SYS_AXIA_PODF 1 -#define CONFIG_SYS_AXIB_PODF 2 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_evk_android.h b/include/configs/mx53_evk_android.h index 0e53654..acaa655 100644 --- a/include/configs/mx53_evk_android.h +++ b/include/configs/mx53_evk_android.h @@ -39,10 +39,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 600 -#define CONFIG_SYS_AHB_PODF 4 -#define CONFIG_SYS_AXIA_PODF 1 -#define CONFIG_SYS_AXIB_PODF 2 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO diff --git a/include/configs/mx53_evk_mfg.h b/include/configs/mx53_evk_mfg.h index bac8515..2a99ed3 100755 --- a/include/configs/mx53_evk_mfg.h +++ b/include/configs/mx53_evk_mfg.h @@ -40,10 +40,6 @@ #define CONFIG_ARCH_MMU #define CONFIG_MX53_HCLK_FREQ 24000000 -#define CONFIG_SYS_PLL2_FREQ 600 -#define CONFIG_SYS_AHB_PODF 4 -#define CONFIG_SYS_AXIA_PODF 1 -#define CONFIG_SYS_AXIB_PODF 2 #define CONFIG_DISPLAY_CPUINFO #define CONFIG_DISPLAY_BOARDINFO |