summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorMingkai Hu <Mingkai.hu@freescale.com>2009-03-31 14:09:40 +0800
committerWolfgang Denk <wd@denx.de>2009-04-04 23:09:47 +0200
commit7fa96a9a54eb0d87d73888ec2565cda790ba0dff (patch)
tree7984084f3ba2eea33f0cf86c4e2c358bd7ae627e /include
parent869f6bf4def5a053fbd1aecd8b2fc36f05196c0b (diff)
downloadu-boot-imx-7fa96a9a54eb0d87d73888ec2565cda790ba0dff.zip
u-boot-imx-7fa96a9a54eb0d87d73888ec2565cda790ba0dff.tar.gz
u-boot-imx-7fa96a9a54eb0d87d73888ec2565cda790ba0dff.tar.bz2
eSPI: add the eSPI register support
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Diffstat (limited to 'include')
-rw-r--r--include/asm-ppc/immap_85xx.h17
1 files changed, 17 insertions, 0 deletions
diff --git a/include/asm-ppc/immap_85xx.h b/include/asm-ppc/immap_85xx.h
index 0810b8e..d3c6b86 100644
--- a/include/asm-ppc/immap_85xx.h
+++ b/include/asm-ppc/immap_85xx.h
@@ -258,6 +258,21 @@ typedef struct ccsr_lbc {
} ccsr_lbc_t;
/*
+ * eSPI Registers(0x7000-0x8000)
+ */
+typedef struct ccsr_espi {
+ uint mode; /* 0x00 - eSPI mode register */
+ uint event; /* 0x04 - eSPI event register */
+ uint mask; /* 0x08 - eSPI mask register */
+ uint com; /* 0x0c - eSPI command register */
+ uint tx; /* 0x10 - eSPI transmit FIFO access register */
+ uint rx; /* 0x14 - eSPI receive FIFO access register */
+ char res1[8]; /* reserved */
+ uint csmode[4]; /* 0x20 - 0x2c: sSPI CS0/1/2/3 mode register */
+ char res2[4048]; /* fill up to 0x1000 */
+} ccsr_espi_t;
+
+/*
* PCI Registers(0x8000-0x9000)
*/
typedef struct ccsr_pcix {
@@ -1693,6 +1708,8 @@ typedef struct ccsr_gur {
#define CONFIG_SYS_MPC85xx_DDR2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DDR2_OFFSET)
#define CONFIG_SYS_MPC85xx_LBC_OFFSET (0x5000)
#define CONFIG_SYS_MPC85xx_LBC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)
+#define CONFIG_SYS_MPC85xx_ESPI_OFFSET (0x7000)
+#define CONFIG_SYS_MPC85xx_ESPI_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)
#define CONFIG_SYS_MPC85xx_PCIX_OFFSET (0x8000)
#define CONFIG_SYS_MPC85xx_PCIX_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)
#define CONFIG_SYS_MPC85xx_PCIX2_OFFSET (0x9000)