summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorPaul Gortmaker <paul.gortmaker@windriver.com>2009-10-02 18:54:20 -0400
committerKim Phillips <kim.phillips@freescale.com>2009-10-09 14:09:15 -0500
commitefaf6f1bf6ebdd8f16b0d0c2960abe8d06f95af4 (patch)
treea9c22aa9998ae0376e2987512649660295f154fe /include
parentcd77dd109c4a439519a78c32eddc42bdebc7a61f (diff)
downloadu-boot-imx-efaf6f1bf6ebdd8f16b0d0c2960abe8d06f95af4.zip
u-boot-imx-efaf6f1bf6ebdd8f16b0d0c2960abe8d06f95af4.tar.gz
u-boot-imx-efaf6f1bf6ebdd8f16b0d0c2960abe8d06f95af4.tar.bz2
mpc83xx: cosmetic comment update relating to SPD EEPROM
commit 6d0f6bcf337c5261c08fabe12982178c2c489d76 did the big rename of CFG_ macros to CONFIG_SYS macros. But it missed a couple of instances within comments. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'include')
-rw-r--r--include/configs/sbc8349.h2
-rw-r--r--include/configs/vme8349.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/include/configs/sbc8349.h b/include/configs/sbc8349.h
index bf7cf82..4dea27d 100644
--- a/include/configs/sbc8349.h
+++ b/include/configs/sbc8349.h
@@ -304,7 +304,7 @@
#define CONFIG_SYS_I2C1_OFFSET 0x3000
#define CONFIG_SYS_I2C2_OFFSET 0x3100
#define CONFIG_SYS_I2C_OFFSET CONFIG_SYS_I2C2_OFFSET
-/* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SPD_BUS_NUM... */
+/* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SYS_SPD_BUS_NUM... */
/* TSEC */
#define CONFIG_SYS_TSEC1_OFFSET 0x24000
diff --git a/include/configs/vme8349.h b/include/configs/vme8349.h
index d0690fe..f9db73b 100644
--- a/include/configs/vme8349.h
+++ b/include/configs/vme8349.h
@@ -224,7 +224,7 @@
#define CONFIG_SYS_I2C1_OFFSET 0x3000
#define CONFIG_SYS_I2C2_OFFSET 0x3100
#define CONFIG_SYS_I2C_OFFSET CONFIG_SYS_I2C1_OFFSET
-/* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SPD_BUS_NUM... */
+/* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SYS_SPD_BUS_NUM... */
#define CONFIG_SYS_I2C_8574_ADDR2 0x20 /* I2C1, PCF8574 */