diff options
| author | Stefan Roese <sr@denx.de> | 2008-01-05 10:13:40 +0100 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2008-01-05 10:13:40 +0100 |
| commit | 6399b23d60300e91b4e724a622b6819660f6044f (patch) | |
| tree | 661c39d5bcd0a14fec3f5be48ab5653186944276 /include/ppc440.h | |
| parent | 49db47b8ae6afff2b898be312948ff501357dc80 (diff) | |
| parent | 5ba576c01602fd328800a427964c36a0a05c5dce (diff) | |
| download | u-boot-imx-6399b23d60300e91b4e724a622b6819660f6044f.zip u-boot-imx-6399b23d60300e91b4e724a622b6819660f6044f.tar.gz u-boot-imx-6399b23d60300e91b4e724a622b6819660f6044f.tar.bz2 | |
Merge branch 'katmai-ddr-gda'
Diffstat (limited to 'include/ppc440.h')
| -rw-r--r-- | include/ppc440.h | 12 |
1 files changed, 10 insertions, 2 deletions
diff --git a/include/ppc440.h b/include/ppc440.h index 90e56b0..bfd1e10 100644 --- a/include/ppc440.h +++ b/include/ppc440.h @@ -492,6 +492,7 @@ #define SDRAM_ECCCR 0x98 /* ECC error status */ #define SDRAM_CID 0xA4 /* core ID */ #define SDRAM_RID 0xA8 /* revision ID */ +#define SDRAM_RTSR 0xB1 /* run time status tracking */ /*-----------------------------------------------------------------------------+ | Memory Controller Status @@ -605,8 +606,8 @@ #define SDRAM_RFDC_ARSE_ENABLE 0x00000000 #define SDRAM_RFDC_RFOS_MASK 0x007F0000 #define SDRAM_RFDC_RFOS_ENCODE(n) ((((unsigned long)(n))&0x7F)<<16) -#define SDRAM_RFDC_RFFD_MASK 0x000003FF -#define SDRAM_RFDC_RFFD_ENCODE(n) ((((unsigned long)(n))&0x3FF)<<0) +#define SDRAM_RFDC_RFFD_MASK 0x000007FF +#define SDRAM_RFDC_RFFD_ENCODE(n) ((((unsigned long)(n))&0x7FF)<<0) #define SDRAM_RFDC_RFFD_MAX 0x7FF @@ -690,6 +691,7 @@ #define SDRAM_CLKTR_CLKP_MASK 0xC0000000 #define SDRAM_CLKTR_CLKP_0_DEG 0x00000000 #define SDRAM_CLKTR_CLKP_180_DEG_ADV 0x80000000 +#define SDRAM_CLKTR_CLKP_90_DEG_ADV 0x40000000 /*-----------------------------------------------------------------------------+ | SDRAM Write Timing Register @@ -790,6 +792,12 @@ #define SDRAM_BXCF_M_BE_DISABLE 0x00000000 /* Memory Bank Enable */ #define SDRAM_BXCF_M_BE_ENABLE 0x00000001 /* Memory Bank Enable */ +#define SDRAM_RTSR_TRK1SM_MASK 0xC0000000 /* Tracking State Mach 1*/ +#define SDRAM_RTSR_TRK1SM_ATBASE 0x00000000 /* atbase state */ +#define SDRAM_RTSR_TRK1SM_MISSED 0x40000000 /* missed state */ +#define SDRAM_RTSR_TRK1SM_ATPLS1 0x80000000 /* atpls1 state */ +#define SDRAM_RTSR_TRK1SM_RESET 0xC0000000 /* reset state */ + #define SDR0_MFR_FIXD 0x10000000 /* Workaround for PCI/DMA */ #endif /* CONFIG_440SPE */ |