summaryrefslogtreecommitdiff
path: root/include/ppc405.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2007-06-22 23:59:00 +0200
committerWolfgang Denk <wd@denx.de>2007-06-22 23:59:00 +0200
commit1636d1c8529c006d106287cfbc20cd0a246fe1cb (patch)
treecd39e784361c2bcef43cfc38d39b1670ce22d539 /include/ppc405.h
parent2dc64451b4c08ffd619372abfdc2506a2e2363b9 (diff)
downloadu-boot-imx-1636d1c8529c006d106287cfbc20cd0a246fe1cb.zip
u-boot-imx-1636d1c8529c006d106287cfbc20cd0a246fe1cb.tar.gz
u-boot-imx-1636d1c8529c006d106287cfbc20cd0a246fe1cb.tar.bz2
Coding stylke cleanup; rebuild CHANGELOG
Diffstat (limited to 'include/ppc405.h')
-rw-r--r--include/ppc405.h14
1 files changed, 7 insertions, 7 deletions
diff --git a/include/ppc405.h b/include/ppc405.h
index 6be2a50..8e64731 100644
--- a/include/ppc405.h
+++ b/include/ppc405.h
@@ -143,12 +143,12 @@
#define UIC_USBH1 0x00040000 /* USB Host 1 */
#define UIC_USBH2 0x00020000 /* USB Host 2 */
#define UIC_USBDEV 0x00010000 /* USB Device */
-#define UIC_ENET 0x00008000 /* Ethernet interrupt status */
-#define UIC_ENET1 0x00008000 /* dummy define */
+#define UIC_ENET 0x00008000 /* Ethernet interrupt status */
+#define UIC_ENET1 0x00008000 /* dummy define */
#define UIC_EMAC_WAKE 0x00004000 /* EMAC wake up */
#define UIC_MADMAL 0x00002000 /* Logical OR of following MadMAL int */
-#define UIC_MAL_SERR 0x00002000 /* MAL SERR */
+#define UIC_MAL_SERR 0x00002000 /* MAL SERR */
#define UIC_MAL_TXDE 0x00002000 /* MAL TXDE */
#define UIC_MAL_RXDE 0x00002000 /* MAL RXDE */
@@ -886,7 +886,7 @@
#define cntrl0 (CNTRL_DCR_BASE+0x1) /* Control 0 register */
#define cntrl1 (CNTRL_DCR_BASE+0x2) /* Control 1 register */
#define reset (CNTRL_DCR_BASE+0x3) /* reset register */
-#define strap (CNTRL_DCR_BASE+0x4) /* strap register */
+#define strap (CNTRL_DCR_BASE+0x4) /* strap register */
#define ecr (0xaa) /* edge conditioner register (405gpr) */
@@ -1119,13 +1119,13 @@
| UART Register Offsets
'----------------------------------------------------------------------------*/
#define DATA_REG 0x00
-#define DL_LSB 0x00
-#define DL_MSB 0x01
+#define DL_LSB 0x00
+#define DL_MSB 0x01
#define INT_ENABLE 0x01
#define FIFO_CONTROL 0x02
#define LINE_CONTROL 0x03
#define MODEM_CONTROL 0x04
-#define LINE_STATUS 0x05
+#define LINE_STATUS 0x05
#define MODEM_STATUS 0x06
#define SCRATCH 0x07