summaryrefslogtreecommitdiff
path: root/include/phy.h
diff options
context:
space:
mode:
authorDinh Nguyen <dinguyen@opensource.altera.com>2016-01-27 15:46:00 -0600
committerJoe Hershberger <joe.hershberger@ni.com>2016-01-28 13:20:30 -0600
commitff7bd212cb8a0a80a113e25af7616ef0a24abdfc (patch)
treedfa4709b5cc35695a4af1055c5d50a483d9ad760 /include/phy.h
parentc16e69f702b171473d46825db7e663fd27d141b4 (diff)
downloadu-boot-imx-ff7bd212cb8a0a80a113e25af7616ef0a24abdfc.zip
u-boot-imx-ff7bd212cb8a0a80a113e25af7616ef0a24abdfc.tar.gz
u-boot-imx-ff7bd212cb8a0a80a113e25af7616ef0a24abdfc.tar.bz2
net: phy: micrel: fix divisor value for KSZ9031 phy skew
The picoseconds to register value divisor(ps_to_regval) should be 60 and not 200. Linux has KSZ9031_PS_TO_REG defined to be 60 as well. 60 is the correct divisor because the 4-bit skew values are defined from 0x0000(-420ps) to 0xffff(480ps), increments of 60. For example, a DTS skew value of 420, represents 0ps delay, which should be 0x7. With the previous divisor of 200, it would result in 0x2, which represents a -300ps delay. With this patch, ethernet on the SoCFPGA DE0 Atlas is now able to work with 1Gb ethernet. References: http://www.micrel.com/_PDF/Ethernet/datasheets/KSZ9031RNX.pdf -> page 26 Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> Acked-by: Marek Vasut <marex@denx.de> Acked-by: Joe Hershberger <joe.hershberger@ni.com>
Diffstat (limited to 'include/phy.h')
0 files changed, 0 insertions, 0 deletions