summaryrefslogtreecommitdiff
path: root/include/ns9750_sys.h
diff options
context:
space:
mode:
authorGrant Erickson <gerickson@nuovations.com>2008-07-09 16:46:35 -0700
committerStefan Roese <sr@denx.de>2008-07-11 13:18:13 +0200
commit2e2050842e731c823ce8d41fb0c15579eb70ced9 (patch)
treee5aa3e70d47bd2ee1c6ea389e6f9cb55d8fa20a9 /include/ns9750_sys.h
parentad7382d828982e9c1bafc4313ef1b666f6145f58 (diff)
downloadu-boot-imx-2e2050842e731c823ce8d41fb0c15579eb70ced9.zip
u-boot-imx-2e2050842e731c823ce8d41fb0c15579eb70ced9.tar.gz
u-boot-imx-2e2050842e731c823ce8d41fb0c15579eb70ced9.tar.bz2
ppc4xx: Add Mnemonics for AMCC/IBM DDR2 SDRAM Controller
This patch completes the preprocessor mneomics for the IBM DDR2 SDRAM controller registers (MODT and INITPLR) used by the PowerPC405EX(r). The MMODE and MEMODE registers are unified with their peer values used for the INITPLR MR and EMR registers, respectively. Finally, a spelling typo is correct (MANUEL to MANUAL). With these mnemonics in place, the CFG_SDRAM0_* magic numbers for Kilauea are replaced by equivalent mnemonics to make it easier to compare and contrast other 405EX(r)-based boards (e.g. during board bring-up). Finally, unified the SDRAM controller register dump routine such that it can be used across all processor variants that utilize the IBM DDR2 SDRAM controller core. It produces output of the form: PPC4xx IBM DDR2 Register Dump: ... SDRAM_MB0CF[40] = 0x00006701 ... which is '<mnemonic>[<DCR #>] = <value>'. The DCR number is included since it is not uncommon that the DCR values in header files get mixed up and it helps to validate, at a glance, they match what is printed in the user manual. Tested on: AMCC Kilauea/Haleakala: - NFS Linux Boot: PASSED - NAND Linux Boot: PASSED Signed-off-by: Grant Erickson <gerickson@nuovations.com> Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'include/ns9750_sys.h')
0 files changed, 0 insertions, 0 deletions