summaryrefslogtreecommitdiff
path: root/include/miiphy.h
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2008-10-17 12:51:46 +0200
committerStefan Roese <sr@denx.de>2008-10-17 12:51:46 +0200
commitec081c2c190148b374e86a795fb6b1c49caeb549 (patch)
treeceb0ef625ec62f918147f0b296f59f662b340c37 /include/miiphy.h
parentb4dbacf69a669a17487054552fc2761149dd6767 (diff)
downloadu-boot-imx-ec081c2c190148b374e86a795fb6b1c49caeb549.zip
u-boot-imx-ec081c2c190148b374e86a795fb6b1c49caeb549.tar.gz
u-boot-imx-ec081c2c190148b374e86a795fb6b1c49caeb549.tar.bz2
ppc4xx: PPC44x MQ initialization
Set the MQ Read Passing & MCIF Cycle limits to the recommended by AMCC values. This fixes the occasional 440SPe hard locking issues when the 440SPe's dedicated DMA engines are used (e.g. by the h/w accelerated RAID driver). Previously the appropriate initialization had been made in Linux, by the ppc440spe ADMA driver, which is wrong because modifying the MQ configuration registers after normal operation has begun is not supported and could have unpredictable results. Comment from Stefan: This patch doesn't change the resulting value of the MQ registers. It explicitly sets/clears all bits to the desired state which better documents the resulting register value instead of relying on pre-set default values. Signed-off-by: Yuri Tikhonov <yur@emcraft.com> Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'include/miiphy.h')
0 files changed, 0 insertions, 0 deletions