summaryrefslogtreecommitdiff
path: root/include/dm
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2015-03-26 09:29:28 -0600
committerSimon Glass <sjg@chromium.org>2015-04-18 11:11:14 -0600
commita274e9cac55de3c8ca4e877912a260fb646df38d (patch)
treead56dbcf144ecbdb58f40bea81b1b88af9dad7b5 /include/dm
parent452f5487536e9d5bf9bb7e515368f6deac7d61f5 (diff)
downloadu-boot-imx-a274e9cac55de3c8ca4e877912a260fb646df38d.zip
u-boot-imx-a274e9cac55de3c8ca4e877912a260fb646df38d.tar.gz
u-boot-imx-a274e9cac55de3c8ca4e877912a260fb646df38d.tar.bz2
dm: x86: Add a uclass for an Low Pin Count (LPC) device
On x86 systems this device is commonly used to provide legacy port access. It is sort-of a replacement for the old ISA bus. Add a uclass for this, and allow it to have child devices. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'include/dm')
-rw-r--r--include/dm/uclass-id.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/dm/uclass-id.h b/include/dm/uclass-id.h
index 84a6955..79b51d3 100644
--- a/include/dm/uclass-id.h
+++ b/include/dm/uclass-id.h
@@ -39,6 +39,7 @@ enum uclass_id {
UCLASS_PCI_GENERIC, /* Generic PCI bus device */
UCLASS_PCH, /* x86 platform controller hub */
UCLASS_ETH, /* Ethernet device */
+ UCLASS_LPC, /* x86 'low pin count' interface */
UCLASS_COUNT,
UCLASS_INVALID = -1,