summaryrefslogtreecommitdiff
path: root/include/configs
diff options
context:
space:
mode:
authorAneesh Bansal <aneesh.bansal@freescale.com>2014-03-12 22:00:18 +0530
committerYork Sun <yorksun@freescale.com>2014-04-22 17:58:46 -0700
commitbea3cbb07fb4c47c2a0324a22bb83c020769f151 (patch)
tree66f676accd5b9bf8ffb64380d626252aa8325913 /include/configs
parentf978f7c203a6ea8a9bdc101a12486d6903fd8162 (diff)
downloadu-boot-imx-bea3cbb07fb4c47c2a0324a22bb83c020769f151.zip
u-boot-imx-bea3cbb07fb4c47c2a0324a22bb83c020769f151.tar.gz
u-boot-imx-bea3cbb07fb4c47c2a0324a22bb83c020769f151.tar.bz2
powerpc/mpc85xx: SECURE BOOT- Add NAND secure boot target for BSC9132QDS
In case of secure boot from NAND, the DDR is initialized by the BootROM using the config words (CF_WORDS) in the CF_HEADER and u-boot image is copied from NAND to DDR by the BootROM. So, CONFIG_SYS_RAMBOOT has been defined for Secure Boot from NAND Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'include/configs')
-rw-r--r--include/configs/BSC9132QDS.h9
1 files changed, 8 insertions, 1 deletions
diff --git a/include/configs/BSC9132QDS.h b/include/configs/BSC9132QDS.h
index 772e123..1b119f1 100644
--- a/include/configs/BSC9132QDS.h
+++ b/include/configs/BSC9132QDS.h
@@ -32,6 +32,13 @@
#define CONFIG_SYS_TEXT_BASE 0x11000000
#define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc
#endif
+#ifdef CONFIG_NAND_SECBOOT
+#define CONFIG_RAMBOOT_NAND
+#define CONFIG_SYS_RAMBOOT
+#define CONFIG_SYS_EXTRA_ENV_RELOC
+#define CONFIG_SYS_TEXT_BASE 0x11000000
+#define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc
+#endif
#ifdef CONFIG_NAND
#define CONFIG_SPL
@@ -551,7 +558,7 @@ combinations. this should be removed later
#define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
#define CONFIG_ENV_SECT_SIZE 0x10000
#define CONFIG_ENV_SIZE 0x2000
-#elif defined(CONFIG_NAND)
+#elif defined(CONFIG_NAND) || defined(CONFIG_NAND_SECBOOT)
#define CONFIG_ENV_IS_IN_NAND
#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
#define CONFIG_ENV_OFFSET ((768 * 1024) + CONFIG_SYS_NAND_BLOCK_SIZE)