summaryrefslogtreecommitdiff
path: root/include/configs/tegra20-common.h
diff options
context:
space:
mode:
authorStephen Warren <swarren@nvidia.com>2012-10-22 06:19:34 +0000
committerTom Warren <twarren@nvidia.com>2012-10-29 09:07:05 -0700
commit644a69ec85a73b4d24c3a7b0369da76e2c336bce (patch)
tree0dcc1fd38401be4762b063caf36f4dae2ce7b994 /include/configs/tegra20-common.h
parent2b7818d49f00ec185eb97650fc1b306c0c6e4565 (diff)
downloadu-boot-imx-644a69ec85a73b4d24c3a7b0369da76e2c336bce.zip
u-boot-imx-644a69ec85a73b4d24c3a7b0369da76e2c336bce.tar.gz
u-boot-imx-644a69ec85a73b4d24c3a7b0369da76e2c336bce.tar.bz2
ARM: tegra: derive CONFIG_SPL_MAX_SIZE instead of hard-coding it
For Tegra, the SPL and main U-Boot are concatenated together to form a single memory image. Hence, the maximum SPL size is the different in TEXT_BASE for SPL and main U-Boot. Instead of manually calculating SPL_MAX_SIZE based on those two TEXT_BASE, which can lead to errors if one TEXT_BASE is changed without updating SPL_MAX_SIZE, simply perform the calculation automatically. Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-by: Simon Glass <sjg@chromium.org> Acked-by: Allen Martin <amartin@nvidia.com> Tested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
Diffstat (limited to 'include/configs/tegra20-common.h')
-rw-r--r--include/configs/tegra20-common.h3
1 files changed, 2 insertions, 1 deletions
diff --git a/include/configs/tegra20-common.h b/include/configs/tegra20-common.h
index 272c46e..5b048e0 100644
--- a/include/configs/tegra20-common.h
+++ b/include/configs/tegra20-common.h
@@ -188,7 +188,8 @@
#define CONFIG_SPL
#define CONFIG_SPL_NAND_SIMPLE
#define CONFIG_SPL_TEXT_BASE 0x00108000
-#define CONFIG_SPL_MAX_SIZE 0x00004000
+#define CONFIG_SPL_MAX_SIZE (CONFIG_SYS_TEXT_BASE - \
+ CONFIG_SPL_TEXT_BASE)
#define CONFIG_SYS_SPL_MALLOC_START 0x00090000
#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
#define CONFIG_SPL_STACK 0x000ffffc