diff options
author | Stefan Roese <sr@denx.de> | 2007-10-31 17:57:52 +0100 |
---|---|---|
committer | Stefan Roese <sr@denx.de> | 2007-10-31 21:21:47 +0100 |
commit | d25dfe08fbd1220cb994e7e6b105049aa9aa8e79 (patch) | |
tree | b3fe3e942a36d0e6f668194e6cf911a4b436fca8 /include/configs/taihu.h | |
parent | 9b94ac61d2176185c30adf0793e079ec30e68687 (diff) | |
download | u-boot-imx-d25dfe08fbd1220cb994e7e6b105049aa9aa8e79.zip u-boot-imx-d25dfe08fbd1220cb994e7e6b105049aa9aa8e79.tar.gz u-boot-imx-d25dfe08fbd1220cb994e7e6b105049aa9aa8e79.tar.bz2 |
ppc4xx: Remove cache definition from 4xx board config files
All 4xx board config files don't need the cache definitions anymore.
These are now defined in common headers.
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'include/configs/taihu.h')
-rw-r--r-- | include/configs/taihu.h | 7 |
1 files changed, 0 insertions, 7 deletions
diff --git a/include/configs/taihu.h b/include/configs/taihu.h index 6d204a9..c51468b 100644 --- a/include/configs/taihu.h +++ b/include/configs/taihu.h @@ -366,13 +366,6 @@ unsigned char spi_read(void); } \ } -/*----------------------------------------------------------------------- - * Cache Configuration - */ -#define CFG_DCACHE_SIZE 16384 /* For IBM 405EP CPU */ -#define CFG_CACHELINE_SIZE 32 -#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ - /* * Init Memory Controller: * |